Introduction

The F100K family was developed to meet the ever increasing demands of the data processing industry. After significant consultation with major segments of the data processing industry, it was determined that the faster processing rates, higher machine densities, and greater system reliability required by that industry could only be met by the use of higher speed integrated circuits with more on-chip integration and more multi-purpose logic functions; thus, F100K ECL.

In order to ensure F100K acceptance as a standard product family, major segments of the data processing industry were involved in its definition. The result is the F100K ECL product family, which provides next generation system performance and density without requiring the total use of LSI, but is still compatible with LSI approaches.

F100K gate arrays are not included in this user's handbook but will become an integral part of the F100K family. Please contact your local Fairchild sales office for information on F100K gate arrays.

Chapter 1 Family Overview
Discusses F100K design philosophy and actualization, and summarizes the key features and advantages in high-speed systems.

Chapter 2 Circuit Basics
Discusses internal circuitry and logic function formation. Also, a sample analysis of noise margins is outlined.

Chapter 3 Logic Design
Features brief applications of F100K logic arranged according to function.

Chapter 4 Transmission Line Concepts
Reviews the concepts of characteristic impedance and propagation delay and discusses termination, mismatch, reflections and associated waveforms.

Chapter 5 System Considerations
Extends the transmission line approach to the specific configurations, signal levels and parameter values of ECL. Various methods of driving and terminating signal lines are discussed.

Chapter 6 Power Distribution and Thermal Considerations
Discusses power supply, decoupling and system cooling requirements.

Chapter 7 Testing Techniques
Discusses various methods and techniques used in testing ECL devices (intended for those concerned with customer incoming inspection).

Chapter 8 Quality Assurance and Reliability
Gives an overview of the quality and reliability programs currently in use.

Chapter 9 Field Sales Offices and Distributor Locations
# Table of Contents

## Chapter 1 Family Overview
- Introduction 1-5
- Design Philosophy 1-5
- Process Technology 1-6
- Compensation Network 1-7
- Characteristics 1-8
- System Aspects 1-10
- Features 1-10
- System Benefits 1-12
- Process Benefits 1-12
- Radiation Tolerance 1-13
- Packaging 1-13
- References 1-13

## Chapter 2 Circuit Basics
- Introduction 2-5
- Basic ECL Switch 2-5
- Required Input Signal 2-5
- Transition Region 2-5
- Emitter-Follower Buffers 2-5
- Multiple Inputs 2-6
- Power Conservation, Complementary Functions 2-7
- Series Gating, Wired-AND 2-7
- The Current Source, Output Regulation 2-8
- Threshold Regulation 2-8
- Temperature Compensation 2-9
- Noise Margins 2-9
- References 2-12

## Chapter 3 Logic Design
- Introduction 3-5
- OR/NOR Gates 3-5
- Wired-OR Function 3-5
- AND Function 3-6
- OR-AND, OR-AND-Invert Gates 3-6
- Exclusive-OR/Exclusive-NOR Gate 3-6
- Flip-Flops and Latches 3-6
- Counters 3-8
- Shift Registers 3-10
- Multiplexers 3-12
- Decoder 3-13
- Register File 3-15
- Comparators 3-17
- Parity Generator/Checker 3-18
- Arithmetic Logic Unit 3-18
- Multipliers 3-19
- TTL/F10K Interfacing 3-19
- F10K/F100K Interfacing 3-20

## Chapter 4 Transmission Line Concepts
- Introduction 4-5
- Simplifying Assumptions 4-5
- Characteristic Impedance 4-5
- Propagation Velocity 4-5
- Termination and Reflection 4-5
- Source Impedance, Multiple Reflections 4-7
- Lattice Diagram 4-8
- Shorted Line 4-8
- Series Termination 4-9
- Extra Delay with Termination Capacitance 4-10
- Distributed Loading Effects on Line Capacitance 4-12
- Mismatched Lines 4-14
- Rise Time Versus Line Delay 4-17
- Ringing 4-19
- References 4-21

## Chapter 5 System Considerations
- Introduction 5-5
- PC Board Transmission Lines 5-5
- Parallel Termination 5-7
- Series Termination 5-10
- Unterminated Lines 5-12
- Data Busing 5-16
- Wired-OR 5-17
- Backplane Interconnections 5-17
- References 5-21

## Chapter 6 Power Distribution and Thermal Considerations
- Introduction 6-5
- Logic Circuit Ground, Vcc 6-5
- Conductor Resistances 6-6
- Temperature Coefficient 6-8
- Distribution Impedance 6-8
- Ground on PC Cards 6-9
- Backplane Construction 6-10
- Termination Supply, Vtt 6-10
- VEE Supply 6-11
- Thermal Considerations 6-12
- Reference 6-13

## Chapter 7 Testing Techniques
- Introduction 7-5
- Tester Selection 7-5
- Functional Testing 7-6
- DC Testing 7-6
- AC Testing 7-7
- AC Test Fixtures 7-7
# Table of Contents

## Chapter 8  Quality Assurance and Reliability
- Introduction 8-5
- Incoming Quality Inspection 8-5
- Process Quality Control 8-5
- Quality Assurance 8-8
- Reliability 8-9

## Chapter 9  Field Sales Offices and Distributor Locations
- Franchised Distributors 9-3
- Sales Offices 9-7
Chapter 1
Family Overview

- Introduction
- Design Philosophy
- Process Technology
- Compensation Network
- Characteristics
- System Aspects
- Features
- System Benefits
- Process Benefits
- Radiation Tolerance
- Packaging
- References
Introduction

Systems designers have found that Emitter Coupled Logic (ECL) circuits offer significant advantages to high-speed systems. These advantages include high switching rates with moderate power consumption, low propagation delays with moderate edge rates, and the ability to drive low impedance transmission lines.

The F100K ECL family is the realization of refinements made on ECL design to produce a family of logic components which are not only capable of providing ultimate performance for packaged SSI/MSI but which are easy to use and cost effective.

F100K ECL has been accepted as the standard subnanosecond logic family used in high-speed, next generation systems. The advance into complex LSI and gate arrays is fully supported by the F100K SSI/MSI parts.

Design Philosophy

F100K was designed to meet four key requirements: high speed at reduced power, high level of on-chip integration, flexible logic functions, and optimum I/O pin assignment.

Subnanosecond Gate Delays

The subnanosecond internal gate delays of F100K are obtained by the use of ECL design techniques and the advanced Isoplanar II process. Many circuit approaches were carefully considered prior to selecting the optimum gate configuration for the F100K family. The emitter-follower current-switch (E2CL) and current-mode logic (CML) gates were eliminated mainly because of poor capacitive drive and lack of output wired-OR capability; the CML gate has low noise margins. The 2-1/2D, EFL, DCTTL and hysteresis gates were eliminated due to the lack of simultaneous complementary outputs along with difficult temperature and voltage compensation characteristics that lead to the loss of system noise immunity.

The choice narrowed down to the current-switch emitter-follower ECL gate which offers the following characteristics:

- High fan-out capability
- Simultaneous complementary outputs
- Excellent ac characteristics
- Compatibility with existing ECL logic and memories

In order to ease drive requirements all circuit inputs were designed to have similar loading characteristics; i.e., buffers are incorporated where an input pin would normally drive more than one on-chip gate. The on-chip delay incurred by buffering is less than the system delay caused by an output which drives a capacitance of higher than three unit loads. Full compensation was selected for the F100K family to provide improved switching characteristics. Full compensation results in relatively constant signal levels and thresholds and in improved noise margins over temperature and voltage variations from chip to chip, and thus a tighter ac window in the system environment. A comparison of fully compensated ECL to conventional ECL shows a 2:1 improvement in system ac performance due solely to full compensation (Figure 1-1). And, the improved speed has been achieved at reduced power. This power reduction is accomplished by the use of advanced process technology that reduces parasitic capacitances and improves tolerances, by optimum circuit designs using series gating and collector and emitter dotting, and by designing for the use of a -4.5 V VEE power supply. While a -5.2 V ± 10% power supply can be used to interface with 2 ns ECL families, F100K is only specified at a VEE power supply of -4.2 V to -4.5 V.

Fig. 1-1  Comparison of Propagation Delays

![Comparison of Propagation Delays](image)
High On-Chip Integration
Higher on-chip integration is made possible by using the 24-pin package to increase the number of signal pins by 62% over the conventional 16-pin package. The emphasis in F100K is to minimize the number of SSI functions and maximize the use of MSI and LSI to reduce wiring delays and thus make more efficient use of the fast on-chip switching technology. Only 10 SSI functions are needed to serve the system needs presently requiring 25 functions in the ECL 10K family.

Flexibility and Pin Assignment
F100K was planned to minimize the total number of logic functions by increasing the flexibility of each function and by making use of more I/O pins. Since next-generation system performance and ease of system designs are major F100K goals, pin assignment is important and was planned to minimize crosstalk, noise coupling and feedthrough, to facilitate OR-ties and to ease power-bus routing. Some of the key considerations in selecting the F100K pin assignments were:

- Locate power pins in the center on opposite sides of the DIP package to ease system design and to provide low-inductance connections to the chip.
- Provide two VCC pins, one for the internal circuit and one for the output buffers, to minimize noise coupling.
- Locate inverting outputs of logically independent gates adjacent to each other. This provides the ability to wire AND-OR-Invert functions with ease.
- Locate common pins such as common Reset and common Clock at pin number 22 and Address or control inputs at pins 19 and 20 for flatpakks. This is to maximize use of Computer Aided Design (CAD) for board layouts.
- When feasible, mode control pins are used to create multipurpose devices.

Process Technology
The F100K family is fabricated using the advanced Isoplanar II process, which provides transistors with very-high, well-controlled switching speeds, extremely small parasitic capacitances and fr in excess of 5 GHz.

The technology can best be described by comparing the integrated circuit transistor structures of the conventional Planar process and that of the Isoplanar II process (Figure 1-2). The top view shows the area needed for each structure; the dashed area is the center of the isolation area.

Family Overview

---

**Fig. 1-2  Transistor Structures**

In the Isoplanar process, a thick oxide is selectively grown between devices, instead of the P+ region which is present in the Planar process. Since this oxide needs no separation from the base-collector regions, a substantial reduction in device and chip size can be realized. The base and emitter ends terminate in the oxide wall; therefore, the masks can overlap into the isolation oxide. This overlap feature means that base and emitter masking does not have to meet the extremely close tolerances that might otherwise be necessary, and standard photolithographic processes can be used.
The "walled emitter" structure allows over a 70% reduction of the transistor silicon area compared to that of a conventional Planar transistor. For a given emitter size, the collector-base area is also reduced by more than 60%. The reduced junction areas result in corresponding reductions in collector-base and collector-substrate capacitances, thereby allowing higher speeds.

Since the active transistor area is only under the emitter, all capacitance and resistance values outside this area are reduced. Parasitic values are further reduced by taking advantage of the masking alignment latitude resulting from the self-aligning nature of the structure.

As is the case with other modern LSI processes, the shallower diffusions and thinner oxides make ECL devices more susceptible to damage from electrostatic discharge than are devices of earlier TTL families. Users should take the usual precautions when handling ECL devices: avoid placing them on non-conductive plastic surfaces or in plastic bags, make sure test equipment and fixtures are grounded, individuals should be grounded before handling the devices, etc.

Compensation Network
The heart of F100K is fully compensated ECL. The basic gate consists of three blocks — the current switch, the output emitter-followers, and the reference or bias network (Figure 1-3). The current switch allows both conjunctive and disjunctive logic. The output emitter-followers provide high drive capability through impedance transformation and allows for increased logic swing. The bias network sets dc thresholds and current-source bias voltages. Temperature compensation at the gate output is achieved by incorporating a cross-connect branch between the complementary collector nodes of the current switch and driving the current source with a temperature insensitive bias network (Figure 1-4).

Fig. 1-4 Temperature Compensation

As junction temperature increases and the forward base-emitter voltage of the output emitter-follower decreases, the collector node of the current switch must become more negative. Since the current-source bias voltage, $V_{CS}$, is independent of temperature, the switch current increases with temperature due to the temperature dependence of $V_{BEC}$. The combination of temperature controlled current, $I_E$, and the cross-connect branch current, $I_x$, forces the proper temperature coefficient at the collector node of the current switch to null out the $V_{BEO}$ tracking coefficient.

Fig. 1-3 ECL Gate
The schematic for the reference network displays a VBE1 amplifier in the bottom left corner (Figure 1-5). Two base-emitter junctions are operated at different current densities, J1 and J2. The resulting voltage difference, VBE1 minus VBE2, appears across R1 and is amplified by the ratio R2/R1. Note that R2 is used twice, once to generate VCS and once to generate VBB. The different current densities, J1 and J2, result in a positive temperature tracking coefficient across R2, which cancels the negative diode-tracking coefficient of VBE3 and VBE4. The VCS and the VBB thus generated are temperature insensitive at the extrapolated bandgap voltage of silicon (approximately 1300 mV). Rx in the VBE amplifier compensates for process variations of VBE. Voltage regulation is achieved through a shunt regulator shown at the right side of the schematic.

**Fig. 1-5 Reference Network**

Characteristics
F100K compatibility with existing ECL logic families and memories permits direct interface with slower logic families and ensures immediate memory availability. The typical logic swing is 800 mV (Figure 1-6) and all voltage levels are specified with a 50 Ω load to -2 V at all outputs to provide transmission line drive capability. However, the inherently low output impedance (Figure 1-7) and maximum specified output current, 50 mA, make 25 Ω drive possible at any or all outputs. Alternately, of course, higher termination impedances or other termination schemes are also useful.

**Fig. 1-6 Transfer Characteristics**

**Fig. 1-7 Output Characteristic vs Output Terminations**

F100K exhibits relatively constant output levels and thresholds over the 0°C to +85°C specified temperature range and -4.2 V to -4.8 V specified voltage range (Figure 1-8). VEE power supply current is also constant over the specified voltage range (Figure 1-9); therefore:
• Propagation delay is relatively constant versus power supply voltage variations thus tightening the ac window.

• Power dissipation is a linear function of the supply voltage, reducing worst-case power consumption.

The typical propagation delay of an SSI gate function driving a 50 Ω transmission line is 0.75 ns, including package, with a power dissipation of 40 mW resulting in a speed-power product of 3 pJ. For optimized MSI functions, the internal gates can dissipate < 10 mW with average propagation delay of < 0.5 ns, giving a power-speed product of < 5 pJ.
Family Overview

F100K has a tighter ac window over the wide range of environmental conditions; thus, the system timing requirements are eased and maximum system clock rates are increased. At the sacrifice of ac performance, the small-signal input impedance was conservatively designed to be positive-real over the frequency range encountered by any circuit input. This provides adequate damping to insure ac stability within the system.

System Aspects
F100K provides high-density digital functions that outperform all other families on the market today. How does this increased circuit performance and higher on-chip density improve system performance?

Propagation delay and transition times vary (ac windows) when functions are operated at the extremes of the specified environmental ranges. With F100K, these variations are reduced and more predictable system timing is achieved. For synchronous machines and very high speed asynchronous systems, timing and its predictability are of utmost importance. Due to F100K constant supply current versus power supply voltage and because of nearly constant levels and thresholds with respect to temperature, voltage variations and gradients, speed skews are minimized.

Not only timing but also maximum system clock rate is affected by the tighter ac window. Thus, with F100K the system designer can use a higher speed value in his worst-case calculations. This can be translated into higher possible system clock rates. Therefore, a machine can perform at up to twice the frequency, solely due to the F100K compensation features. Noise immunity will be of utmost importance in next generation computers, since much of the noise generated within the system is inversely proportional to the switching transition time of the circuits. The F100K transition time is typically 0.7 ns as compared to 2.0 ns in other ECL families and should therefore increase system crosstalk by the same ratio.

F100K combats the increased system noise by maintaining a virtually invariant noise immunity with variations and gradients in power supply voltage, ambient and junction temperatures. The variation in junction temperatures is much larger than in earlier computer systems because of the mixture of LSI and SSI functions on the same boards.

Features
F100K ECL logic components are designed to be used in high-speed, low-noise systems and offer significant advantages over other logic families. Some of the important features and advantages are summarized below:

Low Propagation Delay
F100K ECL features gate delays which are typically 0.75 ns (750 picoseconds) with counters, registers and flip-flops operating in the 400–500 MHz range. When compared to other logic families such as Schottky TTL or slower ECL families, system performance can be doubled or tripled.

Moderate Edge Rates
Because of the nature of current mode switching which uses differential comparison techniques and avoids transistor storage delays, rise times can be controlled by internal time constants without sacrificing throughput delays. Slower rise times minimize ringing and reflections on interconnection wiring and simplify physical design. The typical edge rate for F100K ECL is 1 V/ns, only about 80% of the edge rate of Schottky TTL. It can be shown that for ECL circuits, the natural rise and fall times are approximately equal to the propagation delay. This relationship is considered optimum for use in high-speed systems.
Wired-OR Capability
ECL outputs can be wired together where wiring rules permit, to form the positive logic-OR function, thus achieving an extra level of gating at no parts count expense. Data bussing and party line operations are facilitated by this feature.

Complementary Outputs
A majority of F100K ECL logic elements have complementary outputs, providing numerous opportunities for reduction of package count and power consumption when mechanizing logic equations. Further, the system incurs no extra penalty in time delay since the complementary ECL outputs switch simultaneously.

A significant advantage to complementary outputs is that, since both the true and complement logic functions are available, $I_{CC}$ imbalance can be minimized either by using both outputs in the design or merely terminating unused outputs. In this way, the constant current characteristic of ECL is not compromised and power supply noise is minimized.

Low Output Impedance, High Current Capacity
As operating speeds are increased to achieve the higher performance levels demanded of digital systems, ordinary wiring begins to exhibit distributed parameter characteristics, as opposed to a lumped capacitance nature at low speeds.

Characteristic impedances of normal wiring and printed circuit interconnections generally fall in the 50 to 250 $\Omega$ range. With these low impedance lines and fast transitions, the signals are attenuated by the voltage divider action between the circuit output impedance and the characteristic impedance of the interconnection.

Voltage mode circuits have a HIGH state output impedance of from 50 to 150 $\Omega$ and thus exhibit an output stepped characteristic, first reaching about 50% of final value and later reaching the final value in another step. F100K ECL output impedances under 10 $\Omega$ insure a complete, full valued, signal into a transmission line. Also, F100K ECL outputs are specified to drive a 50 $\Omega$ load (some devices are specified to drive a 25 $\Omega$ load). Outputs are capable of supplying 50 mA or more and can thus support the quiescent current required for passive terminations.

Convenient Data Transmission
The complementary high-current outputs of F100K ECL elements are well suited for driving twisted pair or other balanced lines in a differential mode, thereby enhancing field cancellation and minimizing crosstalk between subsystems.

High Common-Mode Noise Rejection
Differential line receivers provide common-mode noise rejection of 1 V or more for induced and ground noise. Differential receiving requires less signal swing than single ended and thus allows more reliable interpretation of low signal swings.

Constant Supply Current
The supply current drain of F100K ECL elements is governed by one or more internal constant current sources supplying operating current for differential switches and level shifting networks. Since the current drain is the same regardless of the state of the switches, F100K ECL circuits present constant current loads to power supplies (see Complementary Outputs).

Low Power Loss in Stray Capacitance
Energy is consumed each time a capacitor is charged or discharged so the energy loss rate, or power, goes up with switching frequency. Since the energy stored in a capacitor is proportional to the square of the voltage and F100K ECL signal swings are four to five times less than those of TTL, power loss in stray capacitance may be an order of magnitude less than that of TTL.

Low Noise Generation
In ECL systems, power supply lines are not subjected to the large current spikes common with TTL designs. Inherently, ECL is a constant current family without the totem-pole structures found in TTL circuits which generate the large current spikes. Since ECL voltage swings are much smaller than TTL, the current spikes caused by charging and discharging stray capacitances are much smaller with ECL than with TTL of comparable edge rates.

Low Crosstalk
Induced noise signals are proportional to signal swings and edge rates. The lower swing and slower edge rate of F100K ECL result in low levels of crosstalk.
Family Overview

System Benefits
The Fairchild F100K family offers improvements over other ECL families such as voltage and temperature compensation, higher integration levels, improved packaging, planned pinouts, lower propagation delay and more complementary outputs. These improvements cause measurable advantages to accrue to the design(er) of high-performance systems.

Easier Engineering
Designers have increased confidence that designs realized in F100K will operate with good margins over voltage and temperature variations in prototypes, production models and field installations. Less effort need be expended doing detailed voltage and temperature calculations and testing. With uncompensated ECL, noise margins cannot be guaranteed unless both the receiving and transmitting circuit operate at the same temperature and VEE. This can cause a problem when attempting to transfer a breadboard or prototype system to production.

Since output swings and input thresholds remain almost constant over temperature and VEE variations, complex control systems for power supply levels and more-than-adequate cooling are not necessary with F100K. This results in a more economical and better operating system.

Circuit Design
F100K ECL benefits from sound, well-engineered circuit designs. All input pins exhibit positive/real input impedance to eliminate system oscillations. Input buffering is used to reduce loads on lines which drive multiple internal gates.

High Performance
The regulation and control of dc and ac parameters achieved by F100K ECL assures that signal timing and propagation delays in critical paths are relatively insensitive to changes or gradients of temperature and supply voltage. Guardbands can be narrower, yet provide a higher degree of confidence due to the elimination of skew between output levels at one location and input thresholds at another.

The consistency of response and security of noise margins permit operation at higher clock rates and thus increase system performance.

Easier Debugging
With F100K, debugging of systems can proceed more rapidly than with uncompensated ECL. When a cabinet or enclosure is opened for access in debugging, the resultant change in thermal conditions has almost no effect on F100K signal swings, propagation delays, edge rates or noise margins.

Flexibility
F100K is designed to operate at -4.5 V for reduced power dissipation. If compatibility with other ECL families is a requirement, F100K will operate between -4.2 and -5.7 V due to the unique voltage compensation features. When operating at voltages other than -4.5 V, ac and dc parameters will vary slightly from specified values.

Fan-In/Fan-Out
All F100K ECL outputs are specified to drive 50 Ω transmission lines; this makes them suitable for driving very-high fan-out loads. In addition, some F100K outputs are specified to drive 25 Ω lines, which would be the case if a 50 Ω party-line bus terminated at both ends were being driven.

System Design
F100K ECL was designed to be the ultimate standard packaged IC logic family. System design constraints were considered and the F100K family was designed for overall ease of system design and use while making the maximum use of the very fast propagation delays available.

Process Benefits
F100K ECL SSI/MSI parts are made using the Isoplanar II process. This process makes possible subnanosecond logic delays and very tightly controlled switching characteristics.

Expansion of the F100K family will take place by moving into LSI functions of 500 to 4000 gates. The evolution of the Isoplanar II process will enable such growth and give much increased performance.

It is by moving into LSI that subnanosecond delays can be fully utilized and overall system performance increased with decreased power consumption and parts count.
Radiation Tolerance
F100K ECL manufactured using Isoplanar II processes is one of the most radiation-hard integrated circuit families in production. Radiation hardness can extend system lifetimes up to 50% in some applications requiring radiation tolerance. (Reference Table 1.)

Packaging
The initial package selected for the F100K is a 24-pin Flatpak, 0.375 inches square, with leads on 50-mil centers, 6 leads per side. This package was chosen because it offers minimum performance degradations of circuit and system and uses a somewhat conventional packaging technology. More common packaging such as the dual in-line packages, while available, do not provide optimum performance due to the loss in speed entering and leaving the package as well as a decrease in system density. With the F100K packaging technique and higher chip complexities within the family, the system density is two to three times higher than that possible with other available ECL families.

Table 1  Summary of Semiconductor Vulnerability Assessment

<table>
<thead>
<tr>
<th>Radiation Environment</th>
<th>Bipolar Trans. &amp; J-FET. Discretes</th>
<th>SCR</th>
<th>TTL</th>
<th>LSTTL</th>
<th>Analog IC</th>
<th>CMOS</th>
<th>NMOS</th>
<th>LED</th>
<th>ISO II ECL</th>
</tr>
</thead>
<tbody>
<tr>
<td>Neutrons n/cm²</td>
<td>10¹⁰-10¹²</td>
<td>10¹⁰-10¹²</td>
<td>10¹⁴</td>
<td>10¹⁴</td>
<td>10¹³</td>
<td>10¹⁵</td>
<td>10¹⁵</td>
<td>10¹³</td>
<td>&gt; 10¹⁵</td>
</tr>
<tr>
<td>Ionizing Total Dose Rads (Si)</td>
<td>&gt; 10⁴</td>
<td>10⁴</td>
<td>10⁶</td>
<td>10⁶</td>
<td>5 × 10⁴</td>
<td>10³</td>
<td>10³</td>
<td>&gt; 10⁵</td>
<td>10⁷</td>
</tr>
<tr>
<td>Transient Dose Rate Rads (Si)/seconds (Upset or Saturation)</td>
<td>10³</td>
<td>10⁷</td>
<td>5 × 10⁷</td>
<td>10⁶</td>
<td>10⁷</td>
<td>10⁵</td>
<td>&gt; 10⁸</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transient Dose Rate Rads (Si)/seconds (Survival)</td>
<td>10¹⁰</td>
<td>10¹⁰</td>
<td>&gt; 10¹⁰</td>
<td>&gt; 10¹⁰</td>
<td>&gt; 10¹⁰</td>
<td>10⁹</td>
<td>10¹⁰</td>
<td>&gt; 10¹⁰</td>
<td>&gt; 10¹¹</td>
</tr>
<tr>
<td>Dormant Total Dose (Zero Bias)</td>
<td>&gt; 10⁴</td>
<td>10⁴</td>
<td>10⁶</td>
<td>10⁶</td>
<td>10⁵</td>
<td>10⁶</td>
<td>10⁴</td>
<td>&gt; 10⁵</td>
<td>&gt; 10⁷</td>
</tr>
</tbody>
</table>

References


Chapter 2
Circuit Basics

- Introduction
- Basic ECL Switch
- Required Input Signal
- Transition Region
- Emitter-Follower Buffers
- Multiple Inputs
- Power Conservation, Complementary Functions
- Series Gating, Wired-AND
- The Current Source, Output Regulation
- Threshold Regulation
- Temperature Compensation
- Noise Margins
- References
Introduction
ECL circuits, except for the simplest elements, are schematically formidable and many of the specified parameters are relatively unfamiliar to system designers. The relationships between external parameters and internal circuitry are best determined by individually examining the fundamental subcircuits of a simple element. System variables such as supply voltage tolerances and temperature have predictable effects on circuit parameters, thus allowing a systematic evaluation of noise margins.

Basic ECL Switch
At the bottom of every ECL circuit, literally and figuratively, is a current source. In the basic ECL switch (Figure 2-1), a logic operation consists of steering the current through either of two return paths to VCC; the state of the switch can be detected from the resultant voltage drop across R1 or R2. The net voltage swing is determined by the value of the resistors and the magnitude of the current. Further, these two values are chosen to accomplish the charging and discharging of all of the parasitic capacitances at the desired switching rate.

Required Input Signal
The voltage swing required to control the state of the switch is relatively small due to the exponential change of emitter current with base-emitter voltage and to the differential mode of operation. For example, starting from a condition where the two base voltages are equal, which causes the current to divide equally between Q1 and Q2, an increase of $V_{IN}$ by 125 mV causes essentially all of the current to flow through Q1. Conversely, decreasing $V_{IN}$ by 125 mV causes essentially all of the current to flow through Q2. Thus the minimum signal swing required to accomplish switching is 250 mV centered about $V_{BB}$. The signal swing is made larger (approximately 750 mV) to provide noise immunity and to allow for differences between the $V_{BB}$ of one circuit and the output voltage levels of another circuit driving it.

Transition Region
If the voltage at the collector of Q1 is monitored while varying $V_{IN}$ above and below the value of $V_{BB}$, the relationship between $V_{C1}$ and $V_{IN}$ appears as shown in Figure 2-2. Note that the horizontal axis of the graph is centered on $V_{BB}$; this emphasizes the importance of $V_{BB}$ in fixing the location of the transition region. The shape of the transition (or threshold) region is governed by the transistor characteristics and the value of current to be switched. Both of these factors are determined by the circuit designer. The shape of the transition region is essentially invariant over a broad range of conditions, due to the matching of transistor characteristics inherent with IC technology and because the transistors are at the same temperature. The inherent matching of IC resistors assures equal voltage swings at the two collectors.

Emitter-Follower Buffers
In Figure 2-2, $V_{C1}$ ranges from VCC (ground) when Q1 is off to approximately −0.90 V when Q1 is conducting all
of the source current. To make these voltage levels compatible with the voltages required to drive the input of another current switch, emitter followers are added as shown in the buffered current switch (Figure 2-3). In addition to translating VC1 and VC2 downward, the emitter followers also isolate the collector nodes from load capacitance and provide current gain. Since the output impedance of the emitter followers is low (approximately 7 Ω), ECL circuits can drive transmission lines—coaxial cables, twisted pairs, and etched circuits—having characteristic impedances of 50 Ω or more.

In this buffered current switch, the collectors of Q3 and Q4 return to a separate ground lead, VCCA. This separation insures that any changes in load currents during switching do not cause a change in VCC through the small but finite inductance of the VCCA bond wire and package lead. Outside the package, the VCC and VCCA leads should be connected to the common VCC distribution.

For internal functions of complex circuits where loading is minimal, the buffer transistors are scaled down to maintain high switching speeds with modest source currents. For service as output buffers, the emitter followers are designed for a maximum rated output current of 50 mA. For standardization of testing, detailed specifications on guaranteed min/max output levels apply when an output is loaded with 50 Ω returned to −2 V. The emitter followers have no internal pull-down resistors; consequently, there is maximum design flexibility when optimizing line terminations and using wired-OR techniques for combinatorial logic or data busing.

**Fig. 2-3 Buffered Current Switch**

---

**Multiple Inputs**

The buffered switch of Figure 2-3 is essentially an ECL line receiver circuit with the bases of both Q1 and Q2 available for receiving differential signals. With one input connected to the VBB terminal, the switch can receive a signal transmitted in a single-ended mode or it can act as a buffer or logic inverter. To perform the OR and NOR of two or more functions, additional transistors are connected in parallel with Q1 as indicated in Figure 2-4. When any input is HIGH, its associated transistor conducts the source current and Q2 is turned off; this causes the collector of Q1 to go LOW and the collector of Q2 to go HIGH, with the emitters of Q3 and Q4 following the collectors of Q1 and Q2 respectively. When two or more inputs are HIGH, the results are the same. Thus, with a HIGH level defined as a True or logic “1” signal, Q3 provides the NOR of the inputs while Q4 simultaneously provides the OR. In addition to the logic design flexibility afforded by the availability of both the assertion and negation, the Q3 and Q4 outputs can drive both conductors of a differential pair for data transmission. Also shown in Figure 2-4 are the pull-down resistors, nominally 50 kΩ, connected between ECL inputs and the negative supply. These resistors serve the purpose of holding unused inputs in the LOW state by sinking ICBO current and preventing the build-up of

**Fig. 2-4 Input Expansion by Parallel Transistors**
charge on input capacitances. Accordingly, most non-essential ECL inputs are designed to be active HIGH. When such inputs are not used, the pull-down resistors eliminate the need for external wiring to hold them LOW.

**Power Conservation, Complementary Functions**

Power dissipation in an ECL circuit is due in part to the output load currents and in part to the internal operating currents. Load currents depend on system design factors and are discussed in Chapter 6. In the basic switch (Figure 2-1), power dissipation is fixed by the source current and the supply voltage, whether the circuit is in a quiescent or a transient state. There is no mechanism for causing a current spike such as occurs in TTL circuits, and thus the power dissipation is not a function of switching frequency.

A distinct advantage of the ECL switch is the ease of forming both the assertion and negation of a function without additional time delay or complexity. This is very significant in complex MSI functions, since it helps to maximize the efficiency of the internal logic while minimizing chip area and power consumption. Since most 100K ECL devices have complementary outputs, the system designer has similar opportunities to reduce package count and power consumption while enhancing logic efficiency and reducing throughput times.

**Series Gating, Wired-AND**

Quite often in ECL elements, the circuitry required to generate functions is much simpler than the detailed logic diagrams suggest. In addition to readily available complementary functions and the wired-OR option, other techniques providing high performance with low part count are series gating and wired collectors. These are illustrated in principle by the simplified schematics of Figures 2-5 and 2-6.

In Figure 2-5, if both A and B are HIGH, then Q1 and Q3 conduct and Is flows through R1, making the collector of Q1 go LOW, thereby achieving the NAND of A and B. Connecting the collectors of Q2 and Q4 to the same load resistor provides the AND of A and B. If the collectors of Q3 and Q4 were interchanged, a different pair of functions of A and B would be produced. Similarly, a third functional pair is achieved by interchanging the collectors of Q1 and Q2. For Q3 and Q4 to operate at a lower voltage level than Q1 and Q2, the voltage level of B is translated downward from the normal ECL levels and V'BB is similarly translated downward from the VBB voltage. In the slightly more complex circuit in Figure 2-6, another pair of transistors is added to obtain the Exclusive-OR and Exclusive-NOR functions.

Connecting transistors in series is not limited to two levels of decision making; three levels are shown in the simplified schematic of an octal decoding tree (Figure 2-7). If the three input signals are all HIGH, Q1 conducts through Q9 and Q13 to make the collector of Q1 LOW. In all, there are eight possible paths through which the source current can return to the positive supply. A LOW signal at the collector of any one of the transistors in the top row represents a unique

---

**Fig. 2-5** Series/Parallel Gating

**Fig. 2-6** Exclusive-OR/NOR
combination of the three input signals. This 1-of-8 decoding circuit illustrates very clearly how ECL design techniques make the most efficient use of components and power to generate complex functions. This same set of switches, with the upper collectors wired in two sets of four collectors each, generates the binary sum and its complement of the three input signals.

The Current Source, Output Regulation
All elements of the F100K circuits use a transistor current source illustrated in Figure 2-8. Source current is determined by an internally generated reference voltage $V_{CS}$, the emitter resistor $R_S$ and the base-emitter voltage of $Q_5$. The reference voltage is designed to remain fixed with respect to the negative supply $V_{EE}$, which makes $I_S$ independent of supply voltage.

Regulating the current source ($I_S$) simplifies system design because output voltage and switching parameters are not sensitive to $V_{EE}$ changes. Output voltage levels are determined primarily by the voltage drops across $R_1$ and $R_2$ resulting from the collector currents of $Q_1$ and $Q_2$. Since the collector current of the conducting transistor ($Q_1$ or $Q_2$) is determined by $I_S$ and the transistor $\alpha$, the voltage drop across the collector load resistor is not sensitive to $V_{EE}$ variations. For example, a 1 V change in $V_{EE}$ changes the output level $V_{OL}$ by only 30 mV.

Switching parameters are affected by transistor characteristics, the collector resistor ($R_1$ or $R_2$), stray capacitances, and the amount of current being switched. In other forms of ECL where source currents change with $V_{EE}$, switching parameters are directly affected. This sensitivity is essentially eliminated in F100K circuits by regulating $I_S$ against $V_{EE}$ changes.

Power dissipation in an ECL switch is the product of $I_S$ and $V_{EE}$. By holding $I_S$ constant with $V_{EE}$, incremental changes in dissipation are linear with $V_{EE}$ changes. In non-regulated ECL, $I_S$ increases with $V_{EE}$ causing switch dissipation to change more rapidly with $V_{EE}$.

Threshold Regulation
As previously discussed, the input threshold region of an ECL switch is centered on the internal reference $V_{BB}$. In F100K circuits, the on-chip bias driver holds $V_{BB}$ constant with respect to $V_{CC}$, thus minimizing changes in input thresholds with $V_{EE}$. For a $V_{EE}$ change of 1 V, for example, $V_{BB}$ changes by approximately 25 mV.

With output voltage levels and input thresholds regulated, F100K circuits tolerate large differences in $V_{EE}$ between a driving and a receiving circuit and still maintain good noise margins. For example, a driving circuit operated with -4.2 V and receiving circuit operated with -5.7 V experience a LOW state noise margin loss of only 30 to 40 mV compared to the ideal case of both circuits with $V_{EE} = -4.5$ V. This insensitivity to $V_{EE}$ simplifies the design of system power distribution and regulation.

Fig. 2-7 Octal Decoding Tree

Fig. 2-8 Constant Current Source for a Switch
Temperature Compensation

In F100K circuits, input thresholds are made insensitive to temperature by regulating $V_{BB}$. Output voltage levels are made insensitive to temperature by a correction factor designed into the current source and by a simple network connected between the bases of the output transistors as shown in Figure 2-9.

**Fig. 2-9 Temperature Compensation**

![Circuit Diagram](image)

With Q1 conducting and Q2 off, most of the source current flows through R1, while a small amount flows through R2, D1 and R3. If the chip temperature increases, the source current is made to increase, causing an increase in the voltage drop of sufficient magnitude across R1 to offset the decrease in base-emitter voltage of Q3. The voltage drop across R1 increases with temperature at the rate of approximately 1.5 mV/°C, while the voltage drop across D1 decreases at the same rate. This means that there is a net voltage increase of 3 mV/°C across the series combination of R2 and R3. This increase is equally divided between the two resistors since R3 is equal to R2 (and R1); thus the voltage at the base of Q4 goes negative by 1.5 mV/°C, offsetting the decrease in the base-emitter voltage of Q4. When Q2 is on and Q1 is off, the same relationships apply except that most of the current flows through R2, and D2 conducts instead of D1. F100K change rates for $V_{OH}$, $V_{BB}$, and $V_{OL}$ are approximately 0.06, 0.08 and 0.1 mV/°C, respectively.

The stabilization of output levels against changes in temperature provides significant advantages to both the user and manufacturer. In testing, an extended thermal stabilization period is not required, nor is an elaborate air cooling arrangement necessary to obtain correlation of test results between user and supplier. In a system, the output signal swing of a circuit does not depend on its temperature, therefore temperature differences do not cause a mismatch in signal levels between various locations. With temperature gradients thus eliminated as a system constraint, the design of the cooling system is greatly simplified.

**Noise Margins**

The most conservative values of ECL noise margins are based on the dc test conditions and limits listed on the data sheets. Acceptance limits on $V_{OH}$ and $V_{OL}$ are identified on a symbolic waveform in Figure 2-10, with the boundaries of the input threshold region also identified. The HIGH-state noise margin is usually defined as the difference between $V_{OH(min)}$ and $V_{IH(min)}$, with the LOW-state margin defined as the difference between $V_{OL(max)}$ and $V_{IL(max)}$. These two differences are identified as $V_{NH}$ and $V_{NL}$, respectively. The worst case input and output test points are also identified on the OR gate transfer function shown in Figure 2-11. The transition region indicated by the solid line is applicable when the internal reference $V_{BB}$ has the design center value of −1.32 V for F100K circuits. The transition regions indicated by the dashed lines represent the lot-to-lot displacement resulting from the normal production tolerances on $V_{BB}$, which amount to ±40 mV for F100K circuits. Using F100K circuit values as an example, the dashed curve on the right correlates with a $V_{BB}$ value of −1.280 V, and the input test voltage $V_{IH(min)}$ is −1.165 V, for a net difference of 115 mV. Similarly, the dashed curve on the left applies when $V_{BB}$ is −1.360 V with
$V_{IL\text{(max)}}$ specified as -1.475 V, which also gives a net difference of 115 mV. The points $V_{OH\text{C}}$ and $V_{OL\text{C}}$ are commonly referred to as the corner points because of their location on the transfer function of worst case circuits.

In actual system operation, the noise margins $V_{NH}$ and $V_{NL}$ are quite conservative because of the way $V_{IH\text{(min)}}$ and $V_{IL\text{(max)}}$ are defined. From the transfer function of Figure 2-11, for example, $V_{IH\text{(min)}}$ is defined as a value of input voltage which causes a worst-case output to decrease from $V_{OH\text{(min)}}$ to $V_{OH\text{C}}$. This change in $V_{OH}$ amounts to only 10 mV for F100K circuits. Thus, if a worst case OR gate has a quiescent input of $V_{OH\text{(min)}}$, a superimposed negative-going disturbance of amplitude $V_{NH}$ causes an output change of only 10 mV, assuming that the time duration of the disturbance is sufficient for the OR gate to respond fully. In contrast, a system fault does not occur unless the superimposed noise at the OR input is of sufficient amplitude to cause the output response to extend into the threshold region(s) of the load(s) driven by the OR gate.

The critical requirement for propagating either a signal or noise through a string of gates is that each output must exhibit an excursion to the $V_{BB}$ level of the next gate in the string, assuming, of course, that the time duration is sufficient to allow full response. If the excursion at the input of a particular gate either falls short or exceeds $V_{BB}$, the effect on its output response is magnified by the voltage gain of the gate. On the voltage transfer function of a gate, the slope in the transition region is not, strictly speaking, constant. However, for input signal excursions of about ±50 mV on either side of $V_{BB}$, a value of 5.5 may be used for the voltage gain. For example, if the noise (or signal) excursion at the input of a gate falls short of $V_{BB}$ by 20 mV, the gate output response is 110 mV less. Another useful relationship is that if the input voltage of a gate is equal to $V_{BB}$, the output voltage is also equal to $V_{BB}$, within perhaps 30 mV.

To determine the combined effects of circuit and system parameters on noise propagation through a string of gates, refer to Figure 2-12. The voltages $V_1$ and $V_2$ represent differences in ground potential, while $V_3$ and $V_4$ are $V_{EE}$ differences. The output of gate A is in the quiescent LOW state and $V_{PL}$ is a positive-going disturbance voltage. Now, how large can $V_{PL}$ be without causing propagation through gate C? For a starting point, assume all three gates are identical with typical parameters; $V_{EE}$ is -4.5 V, the ground drops are zero, and there are no temperature gradients. Voltage parameters of F100K circuits are used. With typical

---

**Fig. 2-11 Location of Test Points and Threshold on a Transfer Function**

---

**Fig. 2-12 Arrangement for Noise Propagation Analysis**

---
circuits and the idealized environment, the maximum tolerable value of $V_{PL}$ for propagation is the difference between the nominal $V_{BB}$ of $-1.320$ V and nominal $V_{OL}$ of $-1.705$ V, or $385$ mV. The following steps treat each non-ideal factor separately and the required reduction in $V_{PL}$ is calculated.

Non-typical $V_{BB}$ of gate $B$. Specifications provide for $V_{BB}$ variations of $\pm 40$ mV. If the $V_{BB}$ of gate $B$ is $40$ mV more negative than nominal, $V_{PL}$ must be reduced by the same amount.

$$\Delta V_{PL} = -40 \text{ mV}$$
$$V_{PL} = 385 - 40 = 345 \text{ mV}$$

Non-typical $V_{OL}$ of gate $A$. $V_{OL}$ limits are $-1.620$ V to $-1.810$ V corresponding to the $\pm 3 \sigma$ points on the distribution. Statistically, this means that $98\%$ of the circuits have $V_{OL}$ values of $-1.650$ V or lower. Since this value differs from the nominal $V_{OL}$ by $55$ mV, $V_{PL}$ must be reduced accordingly.

$$\Delta V_{PL} = -55 \text{ mV}$$
$$V_{PL} = 345 - 55 = 290 \text{ mV}$$

Difference in ground ($V_{CC}$) potential between gates $A$ and $B$. Since the $V_{CC}$ lead of gate $B$ is the reference potential for input voltages, $V_1$ in the polarity shown effectively makes the $V_{OL}$ of gate $A$ more positive. Minimizing ground drops is one of the system designer's tasks (Chapter 6) and its effect on noise margins emphasizes its importance. For this analysis, a value of $30$ mV is assumed.

$$\Delta V_{PL} = 30 \text{ mV}$$
$$V_{PL} = 290 - 30 = 260 \text{ mV}$$

Difference in $V_{EE}$ between gates $A$ and $B$. In the polarity shown, $V_3$ reduces the supply voltage for gate $A$ since it is assumed that gate $B$ has $V_{EE}$ of $-4.5$ V. The indicated polarities of $V_1$ and $V_3$ seem to be in conflict if it is assumed that $V_3$ represents only ohmic drops along the $V_{EE}$ bus. Since $V_3$ may, however, be caused by the use of different power supplies or regulators as well as by ohmic drops, the polarities may exist as indicated. In any actual situation, the designer can usually predict the directions of supply current flow by observation of the physical arrangement. As mentioned earlier, a $1$ V change in $V_{EE}$ causes a $V_{OL}$ change $30$ mV, or $3\%$.

Assuming a value of $0.5$ V for $V_3$ and adding the $30$ mV of $V_1$, the net reduction in supply voltage for gate $A$ is $0.53$ V. Using $3\%$ of this reduction as the change in $V_{OL}$ gives a positive $V_{OL}$ shift of $16$ mV, which is a reduction of noise margin.

$$\Delta V_{PL} = -16 \text{ mV}$$
$$V_{PL} = 260 - 16 = 244 \text{ mV}$$

If the net supply voltage of gate $A$ is assumed to be $-4.5$ V, then $V_1$ and $V_3$ cause gate $B$ to have a greater supply voltage. This, in turn, causes the $V_{BB}$ of gate $B$ to go more negative at the rate of $25$ mV/V of $V_{EE}$ change, or $2.5\%$. Thus, for the same values of $V_1$ and $V_3$, the required reduction of $V_{PL}$ is only $13$ mV instead of the $16$ mV computed above.

Non-typical $V_{BB}$ of gate $B$. This was considered earlier for its effect at the input of gate $B$. It must also be considered for its effect on the excursions of the output voltage of gate $B$. Since the net input voltage of gate $B$ ($V_{OL} + V_{PL}$) reaches the $V_{BB}$ level of gate $B$, the output excursion also extends to the $V_{BB}$ level and perhaps $30$ mV beyond (more negative). This means that the output excursion of gate $B$ could be $90$ mV more negative than the nominal $V_{BB}$ of gate $C$. This excess excursion must be divided by the voltage gain of gate $B$ to determine exactly how much $V_{PL}$ must be reduced as compensation.

$$\Delta V_{PL} = -90/5.5 = -16 \text{ mV}$$
$$V_{PL} = 244 - 16 = 228 \text{ mV}$$

Non-typical $V_{BB}$ of gate $C$. The $V_{BB}$ of gate $C$ could be $40$ mV more positive than the nominal value of $-1.320$ V. Dividing by the voltage gain of gate $B$ gives the necessary reduction of $V_{PL}$.

$$\Delta V_{PL} = -40/5.5 = -7 \text{ mV}$$
$$V_{PL} = 228 - 7 = 221 \text{ mV}$$

Difference in $V_{CC}$ potential between gates $B$ and $C$. For the polarity shown, $V_2$ makes the net voltage at the $C$ input more negative with respect to the $V_{CC}$
lead of gate C. Assume 30 mV for V2 as was done for V1.

\[
\Delta V_{PL} = -30/5.5 = -5.0 \text{ mV}
\]

\[
V_{PL} = 217 - 5 = 212 \text{ mV}
\]

Difference in VEE between gates B and C. In the polarity shown, V4 reduces the supply voltage for gate C, as does V2. As previously mentioned, VB changes with VEE at a rate of 25 mV/V, or 2.5%. Assuming a value of 0.5 V for V4, as was done for V2, adding V2 gives a net VEE reduction of 0.53 V. This makes the VB of gate C about 13 mV more positive, with respect to its own VCC lead. This must be divided by the gain of gate B to determine the effect on the permissible value of VPL.

\[
\Delta V_{PL} = -13/5.5 = -2 \text{ mV}
\]

\[
V_{PL} = 212 - 2 = 210 \text{ mV}
\]

At this point the more conservatively defined VNL (Figure 2-10) should be evaluated and compared with VPL. Subtracting the values of VOL(max) and VIL(max), a value of 145 mV for VNL is obtained.

The primary advantage of using VNH and VNL as the limits of tolerable noise is that they provide for simultaneous appearance of noise on inputs and outputs. Whatever the system designer's preference regarding noise margin definitions, the important factor is to recognize that the \( \Delta VCC \) and \( \Delta VEE \) between devices decrease the noise margins and therefore should be minimized.

References
Chapter 3
Logic Design

• Introduction
• OR/NOR Gates
• Wired-OR Function
• AND Function
• OR-AND, OR-AND-Invert Gates
• Exclusive-OR/Exclusive-NOR Gate
• Flip-flops and Latches
• Counters
• Shift Registers
• Multiplexers
• Decoder
• Register File
• Comparators
• Parity Generator/Checker
• Arithmetic Logic Unit
• Multipliers
• TTL/100K Interfacing
• F10K/F100K Interfacing
Introduction
The F100K family comprises SSI, MSI, LSI, gate arrays, RAMs and PROMs. This chapter covers basic gates and flip-flops, as well as applications using MSI. Gate arrays and LSI are covered in separate publications and memory applications are included in the Bipolar Memory Data Book.

Fairchild F100K ECL logic symbols use the positive logic or "active-HIGH" option of MIL-STD-806B. Logic '1' is the more positive voltage, nearest ground (typically -0.955 V). Logic '0' or "active LOW" is the more negative level, nearest VEE (typically -1.705 V).

OR/NOR Gates
The most basic F100K ECL circuit is the OR/NOR gate (Figure 3-1). If the input (A or B) voltages are more negative than the reference voltage VBB, Q1 and Q2 are cut off (non-conducting) and Q3 conducts, holding the collector of Q3 LOW. Since the base of Q4 is LOW, the pull-down resistor or terminator connected to its emitter makes the OR output LOW. The base of Q5 is HIGH (near ground) and its emitter pulls the NOR output HIGH. If either input is more positive than VBB, Q1 or Q2 conducts and Q3 is cut off. This makes the base of Q4 HIGH, resulting in a HIGH at the OR output. At the same time, the base of Q5 is LOW and the pull-down resisters or terminator pulls the NOR output LOW. Detailed information concerning F100K ECL circuit basics may be found in Chapter 2.

The F100K family includes two OR/NOR-gate devices. The F100101 is a triple 5-input OR/NOR and the F100102 is a quint 2-input OR/NOR with common enable. One element of the F100102 is shown in Figure 3-2; the corresponding truth table is Table 3-1.

Fig. 3-2 F100102 OR/NOR Gate

Table 3-1 F100102 Truth Table

<table>
<thead>
<tr>
<th>D1x</th>
<th>D2x</th>
<th>E</th>
<th>Ox</th>
<th>Ox</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
</tbody>
</table>

H = HIGH Voltage Level
L = LOW Voltage Level

Wired-OR Function
A wired-OR function can be implemented simply by connecting the appropriate outputs external to the package (see Figure 3-3). Each output is buffered so that the internal logic is not affected by the wire-OR. This is a positive logic OR, not to be confused with a DTL wired- AND or the internal series gating used for some ECL functions. This wired-OR is especially useful in implementing data busses. For further information see Chapter 5.
Logic Design

Fig. 3-3 Wired-OR Function

\[ F = (A+B) + (C+D) = A+B+C+D = \overline{A+B\overline{C+D}} \]

\[ \overline{A+B} + C+D = AB + CD \]

AND Function

The positive logic AND function is not directly available in F100K ECL. There are two approaches which can be taken to solve the problem of implementing an AND.

The first solution is indicated in Figure 3-4. A positive logic OR gate can be redrawn as a negative logic AND gate. To take advantage of this requires active-LOW input terms; but, since practically every F100K circuit provides complementary outputs, this should not be a problem.

Fig. 3-4 F100101 Redrawn as AND/NAND Gate

The second possible solution is to use devices in a manner other than that intended, at the cost of package efficiency. The F100117 may be used as a triple 3-input AND/NAND by connecting only one input on each of the OR gates. The F100179 may be used as a single 9-input AND gate by connecting the inputs to \( C_n \) and \( \overline{G_7} \) through \( \overline{G_0} \). The \( P_n \) inputs are left open (LOW) and the output is taken from \( \overline{C_{n+8}} \).

OR-AND, OR-AND-Invert Gates

The F100117 is a triple 2-wide OR-AND, OR-AND-Invert Gate. The logic diagram and truth table for one section of the F100117 are shown in Figure 3-5 and Table 3-2, respectively. The F100118 5-wide OA/OAI has OR inputs of 5, 4, 4, 4, and 2.

Fig. 3-5 F100117 OA/OAI Gate

Table 3-2 F100117 Truth Table

<table>
<thead>
<tr>
<th>( E_x )</th>
<th>( D_{1x} )</th>
<th>( D_{2x} )</th>
<th>( D_{3x} )</th>
<th>( D_{4x} )</th>
<th>( O_x )</th>
<th>( \overline{O_x} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>H</td>
<td>X</td>
<td>H</td>
<td>X</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>X</td>
<td>H</td>
<td>X</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>X</td>
<td>L</td>
<td>L</td>
<td>X</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>H</td>
</tr>
</tbody>
</table>

\( H = \) HIGH Voltage Level  
\( L = \) LOW Voltage Level  
\( X = \) Don't Care

Exclusive-OR/Exclusive-NOR Gate

The F100107 is a quint exclusive OR/NOR gate. In addition to providing the exclusive-OR/exclusive-NOR of the five input pairs, a comparison output is available. If the five pairs of inputs are identical, bit by bit, then the common output will be LOW.

Flip-Flops and Latches

Flip-flops and latches are treated together due to their similarity. The only difference is that latch outputs follow the inputs whenever the enable is LOW, whereas a flip-flop changes output states only on the LOW-to-HIGH clock transition.
The advantage of an edge-triggered flip-flop is that the outputs are stable except while the clock is rising; a latch has better data-to-output propagation delay while the enable is kept active.

Both latches and flip-flops are available three to a package with individual as well as common controls and six to a package with only common controls. There are a total of four parts as indicated below.

<table>
<thead>
<tr>
<th></th>
<th>Triple w/Individual Controls</th>
<th>Hex w/Common Controls</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flip-flops</td>
<td>F100131</td>
<td>F100151</td>
</tr>
<tr>
<td>Latches</td>
<td>F100130</td>
<td>F100150</td>
</tr>
</tbody>
</table>

_Figure 3-6_ shows the equivalent logic diagram of 1/3 of an F100131. The internal clock is the OR of two clock inputs, one common to the other two flip-flops. The OR clock input permits common or individual control of the three flip-flops. In addition, one input may be used as a clock input and the other as an active-LOW enable.

When the clock is LOW, the slave is held steady and the information on the D input is permitted to enter the master. The transition from LOW to HIGH locks the master in its present state making it insensitive to the D input. This transition simultaneously connects the slave to the master, causing the new information to appear at the outputs. Master and slave clock thresholds are internally offset in opposite directions to avoid race conditions or simultaneous master/slave changes when the clock has slow rise or fall times.

The Clear and Set Direct for each flip-flop are the OR of two inputs, one common to the other two flip-flops. The output levels of a flip-flop are unpredictable if both the Set and Clear Direct inputs are active.

The outputs of all F100K flip-flops and latches are buffered. This means that they can be OR-wired; noise appearing on the outputs cannot affect the state of the internal latches.

_Table 3-3_ is the truth table for the F100131 flip-flop. The truth table for the F100130 latch is similar except the enables are active LOW whereas the F100131 clocks are edge triggered.
Table 3-3 F100131 Truth Table

<table>
<thead>
<tr>
<th>Dn</th>
<th>CPn</th>
<th>CPC</th>
<th>MS</th>
<th>SDn</th>
<th>MR</th>
<th>CDn</th>
<th>Qn(t+1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>X</td>
<td>H</td>
<td>X</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Qn(t)</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>U</td>
</tr>
</tbody>
</table>

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
U = Undefined
1. t + 1 = Time before and after CP positive transition

If eight flip-flops are desired, such as for pipeline register applications, the F100141 Shift Register can be used. Neither reset nor complementary outputs are available. The Select inputs may be used to mechanize a clock enable as shown in Figure 3-7.

Fig. 3-7  F100141 as Octal D Flip-flop

Counts
The F100136 operates either as a modulo-16 up/down counter or as a 4-bit bidirectional shift register. It has three Select inputs which determine the mode of operation as shown in Table 3-4. In addition, a Terminal Count output, and two Count Enables are provided for easy expansion to longer counters. A detailed truth table for the F100136 is included in the specification sheet. To achieve the highest possible speed, complementary outputs should be equally terminated, i.e., if Q₂ is used, Q₂ should be equally terminated even if not used. If neither output of a particular stage is used, then both outputs can be left open.

Table 3-4 F100136 Function Select Table

<table>
<thead>
<tr>
<th>S₀</th>
<th>S₁</th>
<th>S₂</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Load</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>Count Down</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>Shift Left</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>Count Up</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>Complement</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>Clear</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>Shift Right</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>Hold</td>
</tr>
</tbody>
</table>

H = HIGH Voltage Level
L = LOW Voltage Level

Variable Modulus Counters
An F100136 can act as a programmable divider by presetting it via the parallel inputs, counting down to minimum and then presetting it again to start the next cycle. Figure 3-8 shows a one-stage counter capable of dividing by 2 to 15. S₀ and S₁ are unconnected (therefore LOW) and the counter thus is in either the Count Down or Parallel Load mode, depending on whether S₂ is HIGH or LOW, respectively. CEP and CET are also LOW, enabling counting when S₂ is HIGH. Immediately after the counter is preset to N, which must be greater than one, the LOAD signal goes HIGH and the F100136 starts counting down on the next clock. When it counts down to one, the LOAD signal goes LOW and presetting will occur on the next clock rising edge. Generating the LOAD signal on the count of one, rather than zero, makes up for the clock pulse used in presetting.

Fig. 3-8  1-Stage Counter
A 3-stage programmable divider is shown in Figure 3-9. The \(TC\) output of the first stage enables counting in the upper stages, while the \(TC\) output of the second stage also enables counting in the third stage. The D-input signal to the flip-flop is normally HIGH and thus \(Q\) is normally LOW. When both the second and third stage counters have counted down to zero, the \(TC\) output of the third stage goes LOW. When the first stage subsequently counts down to one, the D signal goes LOW, as does LOAD. Presetting thus occurs on the next clock and \(Q\) goes HIGH to end the LOAD signal and permit counting to resume on the next clock.

In Figure 3-8, the maximum clock frequency is determined by the sum of the propagation delays from \(CP\) to \(Q\) and the OR gate, plus the set-up time from \(S\) to \(CP\). The maximum frequency is approximately 220 MHz for typical units or 170 MHz for worst-case units. In Figure 3-9 the critical path is \(CP\) to \(Q\) of the first stage plus both OR gates, plus the \(S\) to \(CP\) set-up time of the counters. Typical and worst-case maximum frequencies are 190 MHz and 140 MHz respectively.

**Interconnecting Counters**

The terminal count and count enable connections provide an easy method of interconnecting the F100136 counter to achieve longer counts. Figure 3-10 shows a method that uses few connections but has a drawback. The counters are fully synchronous, since the clock arrives at all devices at the same time; the only drawback is that the count enables have to “trickle” down the chain. This results in a lower maximum counting rate since it drastically increases the set-up time from enable to clock.

Figure 3-11 shows a method for partially overcoming these drawbacks. The enable to clock set-up is now one CET to \(TC\) propagation delay plus one \(CEP\) to \(CP\) set-up. The count speed is thus increased. This is best seen by assuming that all stages except the second are at terminal count. At the next clock pulse, the second counter reaches terminal count and the first stage exits terminal count. The command to suppress counting in the third and fourth (and subsequent) stages arrives very quickly (via \(CEP\)). The terminal count from the second
Logic Design

Fig. 3-10  Slow Expansion Scheme

COUNT ENABLE

CLOCK

Fig. 3-11  Fast Expansion Scheme

COUNT ENABLE

CLOCK

Stage propagates via TC and CEP to the high order stages, but has a full 15 counts to do so.

Decoding Outputs
Since the complementary outputs from each stage are available, it is an easy matter to decode any value. (Clearly, if many values needed to be decoded one would choose a decoder chip.) Figure 3-12 shows an F100136 and 1/3 F100101 interconnected to decode 1001 (NINE). Both complementary outputs of NINE are available and there is a spare input on the decoding gate.

Fig. 3-12  Decoding States of F100136

Shift Registers
The F100141 is an 8-bit universal shift register. It can be used for parallel-to-serial or serial-to-parallel conversion and it will shift left or right. The truth table is shown in Table 3-5.

Table 3-5  F100141 Truth Table

<table>
<thead>
<tr>
<th>S1</th>
<th>S0</th>
<th>CP</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td></td>
<td>Parallel Load</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td></td>
<td>Shift Left (Q0 → Q7)</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td></td>
<td>Shift Right (Q7 → Q0)</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>X</td>
<td>Hold</td>
</tr>
</tbody>
</table>

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

Figure 3-13 shows the F100141 used as a 7-bit serial-to-parallel converter. When Initialize (INIT) becomes active, the next clock pulse presets the register to ‘10000000’, and Register-Full (REG-FULL) becomes inactive. Each time a data bit becomes available, Data-Available (DATA-AVAIL) must be made active during one clock LOW-to-HIGH transition. This clocks the bit into the register and moves the flag bit closer to Q0. When the seventh data bit is entered, the flag bit reaches Q0 and REG-FULL becomes active. The seven data bits may be removed at this time (Q1 to Q7) and the conversion is complete.
Table 3-6 summarizes the control inputs and corresponding F100141 modes for this circuit.

Table 3-6 Select Inputs Truth Table

<table>
<thead>
<tr>
<th>INIT</th>
<th>DATA-AVAIL</th>
<th>S1</th>
<th>S0</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>Hold</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>Shift right</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Preset</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>(illegal)</td>
</tr>
</tbody>
</table>

H = HIGH Voltage Level  
L = LOW Voltage Level

Figure 3-15 shows a parallel-to-serial converter using the F100136 counter. Figure 3-14 shows the associated timing diagram. Each time the external device has taken a bit of data, it makes the signal Serial-Data-Accept (SERIAL-DATA-ACPT) HIGH. The shift register shifts right which makes the next bit available and the counter counts up. The Serial-Data-Accept term must be synchronized with the clock. The counter counts to eight after the eighth data bit has been accepted and Parallel-Data-Request (PARALLEL-DATA-RQST) becomes active HIGH. When the device supplying data makes the next byte available, Parallel-Data-Ready (PARALLEL-DATA-RDY) goes HIGH. On the next clock pulse the shift register loads the new data byte and the counter clears to zero. Table 3-7 shows the operating mode as a function of the control inputs.
### Logic Design

#### Table 3-7 Parallel-to-Serial Converter Truth Table

<table>
<thead>
<tr>
<th>PARALLEL-DATA-RDY</th>
<th>SERIAL-DATA-ACPT</th>
<th>Shift Register</th>
<th>Counter</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>H H Hold</td>
<td>H H H Hold</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H L Shift Right</td>
<td>L H H Count up</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L L Load</td>
<td>H L H Clear</td>
</tr>
</tbody>
</table>

H = HIGH Voltage Level  
L = LOW Voltage Level

#### Multiplexers

Multiplexers send one of several inputs to a single output. The function can be implemented with standard gates or bus drivers and the wired-OR connection. Figure 3-16 shows the F100123 Hex Bus Driver used as a wired-OR multiplexer. The F100123 devices could be in physically different parts of the system, since they can drive double-terminated busses.

**Fig. 3-16  Wired-OR Multiplexer**

The F100163 and F100164 do not feature complementary outputs or an enable for wired-ORing. The F100171 is a triple 4-input multiplexer with enable and complementary outputs.

Figure 3-17 shows an F100164 multiplexer and F100136 connected to convert 16-bit parallel data to single-bit serial data. A gate is added to provide complementary serial data. If the input data is stable, then the output

**Fig. 3-17  Parallel-to-Serial Data Transmission**

The F100155 is a quad 2-input multiplexer with transparent latches. The device has two select terms and can accept data from either, neither, or both (OR) sources.

The F100163 is a dual 8-input multiplexer with common selects. The F100164 is a single 16-input multiplexer.
data is stable from 6.4 ns after a clock until 2.5 ns after the next clock. This would insure valid data 50% of the time at a clock rate of 100 MHz. Terminal Count on the counter can be used as a term to indicate the last bit is being transmitted. This can be used as a clock enable to the register containing the parallel data. The propagation delay through the register is masked by the propagation delay through the counter.

**Decoder**

The F100170 is a universal demultiplexer/decoder. It can function as either a dual 1-of-4 decoder or as a single 1-of-8 decoder. The outputs can be either active HIGH or active LOW.

If the M input is LOW, then the F100170 is configured as a dual 1-of-4 decoder. Both A2a and Hc must be LOW. Table 3-8 is a truth table for each half of the F100170; the two halves are completely independent. The truth table is shown for active-HIGH outputs; for active-LOW outputs, Hx is made LOW.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Active-HIGH Outputs (Ha and Hb Inputs HIGH)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>E1a</td>
</tr>
<tr>
<td>H</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
</tbody>
</table>

*M = A2a = Hc = LOW  
H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don’t Care

If the M input is HIGH, then the F100170 is configured as a single 1-of-8 decoder. A0b, A1b, Ha, and Hb must all be LOW. Table 3-9 is a truth table for the F100170 in single 1-of-8 mode. The truth table is shown for active-HIGH outputs; for active-LOW outputs, Hc is made LOW.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Active-HIGH Outputs (Hc Input HIGH)</th>
</tr>
</thead>
<tbody>
<tr>
<td>E1</td>
<td>E2</td>
</tr>
<tr>
<td>H</td>
<td>X</td>
</tr>
<tr>
<td>X</td>
<td>H</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
</tr>
</tbody>
</table>

*M = HIGH;  
A0b = A1b = Ha = Hb = LOW  
E1 = E1a and E1b wired; E2 = E2a and E2b wired  
H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don’t Care

Figure 3-18 and Table 3-10 show a universal decimal decoder and the decode table, respectively. The sense of the outputs can be easily modified. The entire decoder may be enabled with a LOW at the Function input.

<table>
<thead>
<tr>
<th>A0-A3</th>
<th>Selected Output per Input Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Weighted Input</td>
<td>8421</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>9</td>
<td>9</td>
</tr>
</tbody>
</table>
Figure 3-19 shows a scheme to decode five lines with a 1-of-32 decoder. Inputs A₀, A₁, and A₂ are connected to the address select inputs of all four decoders in parallel. Both the true and complement of the two high order addresses are formed and then ANDed together at the decoder enable inputs.

Figure 3-20 shows a 1-of-64 decoder which uses the LOW outputs of one F100170 to enable one-of-eight F100170 devices whose address inputs are connected together. The unused enable inputs may be used to enable all 64 outputs. The 64 outputs may be either active HIGH or LOW. The propagation delay from address to any output is 4.5 ns maximum.
Logic Design

Fig. 3-20  1-of-64 Decoder

Register File
The F100145 is a 16 x 4 register file with typical Read access time of 5.5 ns. It has separate addresses for Read (ARn) and Write (AWn) operations. This reduces effective cycle time by allowing one address to be setting up while the other is being used.

Internal output latches are present which store data from a previous Read while a Write is in progress. Any time a Write is not in progress, the data in the latches are updated from the array.

Active-LOW output enables are available, allowing the F100145 to be OR-wired for easy expansion. A HIGH on the Master Reset (MR) input, which overrides all other inputs, resets the output latches, forces the outputs LOW, and clears all cells in the memory.

Figure 3-21 indicates a method of connecting one or more F100145 devices with F100136 devices to form a very fast FIFO. This FIFO can be expanded horizontally (to form wider words) by merely adding more register files. The inputs and outputs must be synchronized to a common clock.
During the first half of the clock cycle, data are written into the FIFO in the case of a WRITE command, or presented on the outputs in the case of a READ command. During the second half of the cycle, either the Write or Read (or neither) address is updated. In addition, the data at the current Read address is accessed in case it will be used during the next cycle. This means that Read data is available very early in the cycle.

The FIFO timing diagram is shown in Figure 3-22. The minimum timing of the LOW portion of the clock may be determined as follows. The Write pulse width is 4 ns typical and the data set-up (to trailing edge of Write) is 6 ns typical. Assuming the Write data are available at the beginning of the period, the 6 ns would be the longest path.

The worst case for the HIGH portion of the clock is when a Read is followed by a Read. In this case, the counter must be incremented and the data read from a new location. This is $1.6 + 5.5$ ns typical. Allowing for non-typical devices, clock skew, and interconnection delays could bring these numbers to 10 ns each, for a total (Read or Write) cycle time of 20 ns. Since a Read and a Write are required to move one piece of data through the FIFO, the actual transfer rate is 25M words/second.
Comparators
The F100166 is a 9-bit magnitude comparator which compares the arithmetic value of two 9-bit words and indicates either \( A > B \), \( A < B \), or \( A = B \).

The unequal outputs are active HIGH so that expansion is simple. Figure 3-23 indicates how two 64-bit words may be compared in 5.4 ns typical. If desired, the \( A = B \) outputs of the first rank may be OR-wired to obtain an active-LOW \( \overline{A = B} \) in 2.7 ns typical.

The F100107 Quint Exclusive-OR/NOR may be used as a 5-bit identity comparator with a propagation delay of 2.0 ns typical. The F100160 Parity Checker/Generator may also be used as an identity comparator.
Parity Generator/Checker
The F100160 is a dual 9-bit parity checker/generator. The output (of each section) is HIGH when an even number of inputs are HIGH. Thus, to generate odd parity on eight bits, the ninth input would be held HIGH. One of the nine inputs on each half has a shorter propagation (Ia, Ib) delay and is thus preferred for expansion.

Figure 3-24 shows how to build a 16-bit parity checker using a single F100160. The typical propagation delay from the longest input is 4.05 ns. This circuit can be turned into a parity generator by replacing “P” at input Ib with a LOW or HIGH for even or odd parity, respectively.

Arithmetic Logic Unit
The F100181 is a 4-bit binary/BCD ALU with a typical propagation delay of 4.5 ns. Output latches are provided to reduce system package count. When the latches are not required, they may be made transparent. Table 3-11 summarizes the functions available in the F100181. Table 3-12 is a summary of add times as a function of word width using the F100181 and, optionally, the F100179 Lookahead Carry Generator. These are calculated using maximum times from the data sheets and assume zero interconnection times. Further, it is assumed that the S (function select) inputs are available very early; their delay paths are ignored. The F100181 specification sheet indicates how the parts are interconnected.
### Logic Design

#### Table 3-11 F100181 Functions

<table>
<thead>
<tr>
<th>S3</th>
<th>S2</th>
<th>S1</th>
<th>S0</th>
<th>Function</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>A plus B BCD</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>A minus B BCD</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>B minus A BCD</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>O minus A BCD</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>A plus B binary</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>A minus B binary</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>B minus A binary</td>
<td></td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>O minus B binary</td>
<td></td>
</tr>
</tbody>
</table>

H = HIGH Voltage Level  
L = LOW Voltage Level

#### Table 3-12 Summary of Add times Using F100181

<table>
<thead>
<tr>
<th>Bits</th>
<th>Ripple Carry</th>
<th>1 F100179 Lookahead Carry</th>
<th>2 F100179 Lookahead Carries</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>11.3</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>16</td>
<td>16.9</td>
<td>11.9</td>
<td>n/a</td>
</tr>
<tr>
<td>32</td>
<td>28.1</td>
<td>14.7</td>
<td>14.6</td>
</tr>
<tr>
<td>64</td>
<td>50.5</td>
<td>n/a</td>
<td>25.2</td>
</tr>
</tbody>
</table>

#### Multipliers

The F100182 Wallace Tree Adder and F100183 Recode Multiplier can be combined to build extremely fast parallel multipliers. The F100183 data sheet has detailed applications information; Table 3-13 is a summary of delay times and package counts for various operand sizes. The times are typical and do not include interconnection delays.

#### Table 3-13 Multiplier Summary

<table>
<thead>
<tr>
<th>Operand Size</th>
<th>Delay (ns)</th>
<th>Device Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>16 x 16</td>
<td>16</td>
<td>62</td>
</tr>
<tr>
<td>24 x 24</td>
<td>22</td>
<td>115</td>
</tr>
<tr>
<td>32 x 32</td>
<td>24</td>
<td>186</td>
</tr>
<tr>
<td>64 x 64</td>
<td>26</td>
<td>634</td>
</tr>
</tbody>
</table>

#### TTL/F100K Interfacing

The F100124 is a hex translator, designed to convert TTL logic levels to F100K ECL logic levels. A common Enable input (Ee), when LOW, holds all true outputs LOW. Complementary outputs are available on each translator, allowing the circuits to be used as inverting, non-inverting, or differential translators. The TTL inputs present the loading factors indicated in Table 3-14.
The F100125 is a hex F100K ECL-to-TTL translator. Differential inputs allow each circuit to be used as an inverting, non-inverting, or differential translator. An internal reference voltage generator provides \( V_{BB} \) for single-ended operation. The outputs of the F100125 have a fan-out of 50 standard TTL Unit Loads (U.L.) in the HIGH state and 12.5 in the LOW state.

**F10K/F100K Interfacing**

The problem caused by mixing F10K ECL and F100K ECL is illustrated in Figures 3-25 and 3-26. F10K output levels and input thresholds vary with temperature whereas F100K levels and thresholds remain essentially constant. This means that the noise margins vary with temperature, even if the temperatures of the driving and receiving circuits track. Perhaps the worst case is shown in Figure 3-26, which illustrates F100K driving F10K.

**Table 3-14 F100124 Input Loading**

<table>
<thead>
<tr>
<th>Load</th>
<th>Current</th>
<th>Standard TTL Unit Loads</th>
</tr>
</thead>
<tbody>
<tr>
<td>HIGH</td>
<td>50 ( \mu )A</td>
<td>1.25</td>
</tr>
<tr>
<td>HIGH (Enable)</td>
<td>300 ( \mu )A</td>
<td>7.5</td>
</tr>
<tr>
<td>LOW</td>
<td>-3.2 mA</td>
<td>2</td>
</tr>
<tr>
<td>LOW (Enable)</td>
<td>-16.0 mA</td>
<td>10</td>
</tr>
</tbody>
</table>

At +75°C, the high margins are seen to be less than 100 mV. Clearly this would not represent acceptable dc margins in any real system.

If the use of F10K ECL in an F100K system is unavoidable, it is recommended that all interfacing be done differentially. This is illustrated in Figure 3-27 which is applicable for either direction.
Chapter 4
Transmission Line Concepts

- Introduction
- Simplifying Assumptions
- Characteristic Impedance
- Propagation Velocity
- Termination and Reflection
- Source Impedance, Multiple Reflections
- Lattice Diagram
- Shorted Line
- Series Termination
- Extra Delay with Termination Capacitance
- Distributed Loading Effects on Line Characteristics
- Mismatched Lines
- Rise Time Versus Line Delay
- Ringing
- Summary
- References
Transmission Line Concepts

Introduction
The interactions between wiring and circuitry in high-speed systems are more easily determined by treating the interconnections as transmission lines. A brief review of basic concepts is presented and simplified methods of analysis are used to examine situations commonly encountered in digital systems. Since the principles and methods apply to any type of logic circuit, normalized pulse amplitudes are used in sample waveforms and calculations.

Simplifying Assumptions
For the great majority of interconnections in digital systems, the resistance of the conductors is much less than the input and output resistance of the circuits. Similarly, the insulating materials have very good dielectric properties. These circumstances allow such factors as attenuation, phase distortion, and bandwidth limitations to be ignored. With these simplifications, interconnections can be dealt with in terms of characteristic impedance and propagation delay.

Characteristic Impedance
The two conductors that interconnect a pair of circuits have distributed series inductance and distributed capacitance between them, and thus constitute a transmission line. For any length in which these distributed parameters are constant, the pair of conductors have a characteristic impedance $Z_0$

$$v = \frac{1}{\sqrt{L_0C_0}} \quad \delta = \sqrt{L_0C_0}$$

Equations 4-1 and 4-2 provide a convenient means of determining the $L_0$ and $C_0$ of a line when delay, length and impedance are known. For a length $l$ and delay $T$, $\delta$ is the ratio $T/l$. To determine $L_0$ and $C_0$, combine Equations 4-1 and 4-2.

$$L_0 = \delta Z_0$$

$$C_0 = \frac{\delta}{Z_0}$$

More formal treatments of transmission line characteristics, including loss effects, are available from many sources.\textsuperscript{1-3}

Termination and Reflection
A transmission line with a terminating resistor is shown in Figure 4-1. As indicated, a positive step function voltage travels from left to right. To keep track of reflection polarities, it is convenient to consider the lower conductor as the voltage reference and to think in terms of current flow in the top conductor only. The generator is assumed to have zero internal impedance. The initial current $I_1$ is determined by $V_1$ and $Z_0$.

Fig. 4-1  Assigned Polarities and Directions for Determining Reflections

If the terminating resistor matches the line impedance, the ratio of voltage to current traveling along the line is matched by the ratio of voltage to current which must, by Ohm's law, always prevail at $R_T$. From the viewpoint of the voltage step generator, no adjustment of output current is ever required; the situation is as though the transmission line never existed and $R_T$ had been connected directly across the terminals of the generator.
From the RT viewpoint, the only thing the line did was delay the arrival of the voltage step by the amount of time T.

When RT is not equal to Zo, the initial current starting down the line is still determined by V1 and Zo but the final steady state current, after all reflections have died out, is determined by V1 and RT (ohmic resistance of the line is assumed to be negligible). The ratio of voltage to current in the initial wave is not equal to the ratio of voltage to current demanded by RT. Therefore, at the instant the initial wave arrives at RT, another voltage and current wave must be generated so that Ohm's law is satisfied at the line-load interface. This reflected wave, indicated by VR and IR in Figure 4-1, starts to return toward the generator. Applying Kirchhoff's laws to the end of the line at the instant the initial wave arrives, results in the following:

\[ I_I + I_r = I_T = \text{current into } R_T \]  
 Equations 4-5

Since only one voltage can exist at the end of the line at this instant of time, the following is true:

\[ V_I + V_r = V_T \]

thus

\[ I_T = \frac{V_T}{R_T} = \frac{V_I + V_r}{R_T} \]  
 Equations 4-6

also

\[ I_I = \frac{V_I}{Z_0} \text{ and } I_r = -\frac{V_r}{Z_0} \]

with the minus sign indicating that VR is moving toward the generator.

Combining the foregoing relationships algebraically and solving for VR yields a simplified expression in terms of V1, Zo and RT.

\[ \frac{V_I}{Z_0} - \frac{V_r}{Z_0} = \frac{V_I + V_r}{R_T} \]

\[ V_I \left( \frac{1}{Z_0} - \frac{1}{R_T} \right) = V_r \left( \frac{1}{R_T} + \frac{1}{Z_0} \right) \]  
 Equations 4-7

\[ V_r = V_I \left( \frac{R_T - Z_0}{R_T + Z_0} \right) = \rho_L V_I \]

The term in parentheses is called the coefficient of reflection \( \rho \). With RT ranging between zero (shorted line) and infinity (open line), the coefficient ranges between -1 and +1 respectively. The subscript L indicates that \( \rho \) refers to the coefficient at the load end of the line.

Equation 4-7 expresses the amount of voltage sent back down the line, and since

\[ V_T = V_I + V_r \]  
 then

\[ V_T = V_I (1 + \rho_L) \]  
 Equations 4-8

VR can also be determined from an expression which does not require the preliminary step of calculating \( \rho_L \). Manipulating \( 1 + \rho_L \) results in

\[ 1 + \rho_L = 1 + \frac{R_T - Z_0}{R_T + Z_0} = 2 \left( \frac{R_T}{R_T + Z_0} \right) \]

Substituting in Equation 4-8 gives

\[ V_T = 2 \left( \frac{R_T}{R_T + Z_0} \right) V_I \]  
 Equations 4-9

The foregoing has the same form as a simple voltage divider involving a generator V1 with internal impedance Zo driving a load RT, except that the amplitude of VR is doubled.

The arrow indicating the direction of VR in Figure 4-1, correctly indicates the VR direction of travel, but the direction of IR flow depends on the VR polarity. If VR is positive, IR flows toward the generator, opposing I1. This relationship between the polarity of VR and the direction of IR can be deduced by noting in Equation 4-7 that if VR is positive it is because RT is greater than Zo. In turn, this means that the initial current IR is larger than the final quiescent current, dictated by V1 and RT. Hence IR must oppose I1 to reduce the line current to the final quiescent value. Similar reasoning shows that if VR is negative, IR flows in the same direction as I1.

It is sometimes easier to determine the effect of VR on line conditions by thinking of it as an independent voltage generator in series with RT. With this concept, the direction of IR is immediately apparent; its magnitude, however, is the ratio of VR to Zo, i.e., RT is
already accounted for in the magnitude of $V_r$. The relationships between incident and reflected signals are represented in Figure 4-2 for both cases of mismatch between $R_T$ and $Z_0$.

**Fig. 4-2  Reflections for $R_T \neq Z_0$**

**a. Incident Wave**

![Incident Wave Diagram](image)

The incident wave is shown in Figure 4-2a, before it has reached the end of the line. In Figure 4-2b, a positive $V_r$ is returning to the generator. To the left of $V_r$ the current is still $I_1$, flowing to the right, while to the right of $V_r$ the net current in the line is the difference between $I_1$ and $I_r$. In Figure 4-2c, the reflection coefficient is negative, producing a negative $V_r$. This, in turn, causes an increase in the amount of current flowing to the right behind the $V_r$ wave.

**Source Impedance, Multiple Reflections**

When a reflected voltage arrives back at the source (generator), the reflection coefficient at the source determines the response to $V_r$. The coefficient of reflection at the source is governed by $Z_0$ and the source resistance $R_S$.

$$\rho_S = \frac{R_S - Z_0}{R_S + Z_0} \quad (4-10)$$

If the source impedance matches the line impedance, a reflected voltage arriving at the source is not reflected back toward the load end. Voltage and current on the line are stable with the following values.

$$V_T = V_1 + V_r \quad \text{and} \quad I_T = I_1 - I_r \quad (4-11)$$

If neither source impedance nor terminating impedance matches $Z_0$, multiple reflections occur; the voltage at each end of the line comes closer to the final steady state value with each succeeding reflection. An example of a line mismatched on both ends is shown in Figure 4-3. The source is a step function of 1 V ampli-
and systematic method associated with ringing. The factor $(1 - p^2_L)$ expresses the attenuation of successive positive or negative peaks occurring at time $t_0$. The initial value of $V_1$ starting down the line is 0.75 V due to the voltage divider action of $Z_0$ and $R_s$. The time scale in the photograph shows that the line delay is approximately 6 ns. Since neither end of the line is terminated in its characteristic impedance, multiple reflections occur.

The amplitude and persistence of the ringing shown in Figure 4-3 become greater with increasing mismatch between the line impedance and source and load impedances. Reducing $R_s$ (Figure 4-3) to 13 Ω increases $p_s$ to −0.75, and the effects are illustrated in Figure 4-4. The initial value of $V_T$ is 1.8 V with a reflection of 0.9 V from the open end. When this reflection reaches the source, a reflection of 0.9 × −0.75 V starts back toward the open end. Thus, the second increment of voltage arriving at the open end is negative going. In turn, a negative-going reflection of 0.9 × −0.75 V starts back toward the source. This negative increment is again multiplied by −0.75 at the source and returned toward the open end. It can be deduced that the difference in amplitude between the first two positive peaks observed at the open end is

$$V_T - V'_T = (1 + p_L) V_1 - (1 + p_L) V_1 p^2_L p^2_S$$

$$= (1 + p_L) V_1 (1 - p^2_L p^2_S).$$

(4-12)

The factor $(1 - p^2_L p^2_S)$ is similar to the damping factor associated with lumped constant circuitry. It expresses the attenuation of successive positive or negative peaks of ringing.

**Lattice Diagram**

In the presence of multiple reflections, keeping track of the incremental waves on the line and the net voltage at the ends becomes a bookkeeping chore. A convenient and systematic method of indicating the conditions which combines magnitude, polarity and time utilizes a graphic construction called a lattice diagram.4 A lattice diagram for the line conditions of Figure 4-3 is shown in Figure 4-5.

The vertical lines symbolize discontinuity points, in this case the ends of the line. A time scale is marked off on each line in increments of 2T, starting at $t_0$ for $V_1$ and T for $V_T$. The diagonal lines indicate the incremental voltages traveling between the ends of the line; solid lines are used for positive voltages and dashed lines for negative. It is helpful to write the reflection and transmission multipliers $p$ and $(1 + p)$ at each vertical line, and to tabulate the incremental and net voltages in columns alongside the vertical lines. Both the lattice diagram and the waveform photograph show that $V_1$ and $V_T$ asymptotically approach 1 V, as they must with a 1 V source driving an open-ended line.

**Shorted Line**

The open-ended line in Figure 4-3 has a reflection coefficient of +1 and the successive reflections tend toward the steady state conditions of zero line current and a line voltage equal to the source voltage. In contrast, a shorted line has a reflection coefficient of −1 and successive reflections must cause the line conditions to approach the steady state conditions of zero voltage and a line current determined by the source voltage and resistance.

Fig. 4-4 Extended Ringing when $R_s$ of Figure 4-3 is Reduced to 13 Ω

Shorted line conditions are shown in Figure 4-6a with the reflection coefficient at the source end of the line also negative. A negative coefficient at both ends of the line means that any voltage approaching either end of the line is reflected in the opposite polarity. Figure 4-6b shows the response to an input step-function with a duration much longer than the line delay. The initial voltage starting down the line is about +0.75 V, which is
inverted at the shorted end and returned toward the source as -0.75 V. Arriving back at the source end of the line, this voltage is multiplied by \((1 + \rho_s)\), causing a -0.37 V net change in \(V_1\). Concurrently, a reflected voltage of +0.37 V \((-0.75 V \times \rho_S = -0.5\) ) starts back toward the shorted end of the line. The voltage at \(V_1\) is reduced by 50% with each successive round trip of reflections, thus leading to the final condition of zero volts on the line.

When the duration of the input pulse is less than the delay of the line, the reflections observed at the source end of the line constitute a train of negative pulses, as shown in Figure 4-6c. The amplitude decreases by 50% with each successive occurrence as it did in Figure 4-6b.

**Series Termination**

Driving an open-ended line through a source resistance equal to the line impedance is called series termination. It is particularly useful when transmitting signals which originate on a PC board and travel through the backplane to another board, with the attendant discontinuities, since reflections coming back to the source are absorbed and ringing thereby controlled. Figure 4-7 shows a 93 \(\Omega\) line driven from a 1 V generator through a source impedance of 93 \(\Omega\). The photograph illustrates that the amplitude of the initial signal sent down the line is only half of the generator voltage, while the voltage at the open end of the line is doubled to full amplitude \((1 + \rho_L = 2)\). The reflected voltage arriving back at the source raises \(V_1\) to the full amplitude of the generator signal. Since the reflection coefficient at the source is zero, no further changes occur and the line voltage is equal to the generator voltage. Because the initial signal on the line is only half the normal signal swing, the loads must be connected at or near the end of the line to avoid receiving a 2-step input signal.

An ECL output driving a series terminated line requires a pull-down resistor to \(V_{EE}\), as indicated in Figure 4-8. The resistor \(R_0\) shown in Figure 4-8 symbolizes the output resistance of the ECL gate. The relationships between \(R_0\), \(R_s\), \(R_E\) and \(Z_0\) are discussed in Chapter 5.
Transmission Line Concepts

Fig. 4-6 Reflections of Long and Short Pulses on a Shorted Line

a. Reflection Coefficients for Shorted Line

\[ \rho_S = -0.5 \]
\[ \rho_L = \frac{0 - 93}{0 + 93} = -1 \]

b. Input Pulse Duration >> Line Delay

c. Input Pulse Duration < Line Delay

Fig. 4-7 Series Terminated Line and Waveforms

Extra Delay with Termination Capacitance
Designers should consider the effect of the load capacitance at the end of the line when using series termination. *Figure 4-9* shows how the output waveform changes with increasing load capacitance. *Figure 4-9b* shows the effect of load capacitances of 0, 12, 24, 48 pF. With no load, the delay between the 50% points of the input and output is just the line delay \( T \). A capacitive load at the end of the line causes an extra delay \( \Delta T \) due to the increase in rise time of the output signal. The midpoint of the output is used as a criterion because the propagation delay of an ECL circuit is measured between the 50% points of the input and output signals.
Fig. 4-9 Extra Delay with Termination Capacitance

a. Series Terminated Line with Load Capacitance

b. Output Rise Time Increase with Increasing Load Capacitance

c. Extra Delay $\Delta T$ Due to Rise Time Increase

The increase in propagation delay can be calculated by using a ramp approximation for the incident voltage and characterizing the circuit as a fixed impedance in series with the load capacitance, as shown in Figure 4-10. One general solution serves both series and parallel termination cases by using an impedance $Z'$ and a time constant $\tau$, defined in Figure 4-10a and 4-10b. Calculated and observed increases in delay time to the 50% point show close agreement when $\tau$ is less than half the ramp time. At large ratios of $\tau/a$ (where $a = \text{ramp}$

Fig. 4-10 Determining the Effect of End-of-Line Capacitance

a. Thevenin Equivalent for Series Terminated Case

b. Thevenin Equivalent for Parallel Terminated Case

c. Equations for Input and Output Voltages

The calculated and observed increases in delay time to the 50% point show close agreement when $\tau$ is less than half the ramp time. At large ratios of $\tau/a$ (where $a = \text{ramp}$

\[ V_{\text{in}}(t) = \frac{V}{a} [t u(t) - (t - a) u(t - a)] \]

\[ u(t) = 0 \text{ for } t < 0 \]

\[ u(t) = 1 \text{ for } t > 0 \]

\[ u(t - a) = 0 \text{ for } t < a, \]

\[ 1 \text{ for } t > a \]

\[ V_{\text{IN}}(S) = \frac{V}{a s^2} (1 - e^{-as}) \]

\[ V_{C}(S) = \frac{V}{ar} \cdot \frac{1}{s^2 (s + 1/\tau)} (1 - e^{-as}) \]

\[ v_{\text{in}}(t) = \frac{V}{a} [t - \tau(1 - e^{-t/\tau})] u(t) \]

\[ - \frac{V}{a} [u(t) - [t - a] - \tau(1 - e^{-t/\tau})] u(t - a) \]

\[ \tau = Z' C = \frac{Z_0 C}{2} \]
Transmission Line Concepts

time), measured delays exceed calculated values by approximately 7%. Figure 4-11, based on measured values, shows the increase in delay to the 50% point as a function of the Z'C time constant, both normalized to the 10% to 90% rise time of the input signal. As an example of using the graph, consider a 100 Ω series terminated line with 30 pF load capacitance at the end of the line and a no-load rise time of 3 ns for the input signal. From Figure 4-10a, Z' is equal to 100 Ω; the ratio Z'C/tr is 1. From the graph, the ratio ΔT/tr is 0.8. Thus the increase in the delay to the 50% point of the output waveform is 0.8 tr, or 2.4 ns, which is then added to the no-load line delay T to determine the total delay.

Had the 100 Ω line in the foregoing example been parallel rather than series terminated at the end of the line, Z' would be 50 Ω. The added delay would be only 1.35 ns with the same 30 pF loading at the end. The added delay would be only 0.75 ns if the line were 50 Ω and parallel terminated. The various trade-offs involving type of termination, line impedance, and loading are important considerations for critical delay paths.

**Fig. 4-11 Increase in 50% Point Delay Due to Capacitive Loading at the End of the Line, Normalized to Tr**

![Graph showing increase in 50% point delay due to capacitive loading at the end of the line, normalized to Tr.]

**Distributed Loading Effects on Line Characteristics**

When capacitive loads such as ECL inputs are connected along a transmission line, each one causes a reflection with a polarity opposite to that of the incident wave. Reflections from two adjacent loads tend to overlap if the time required for the incident wave to travel from one load to the next is equal to or less than the signal rise time. Figure 4-12a illustrates an arrangement for observing the effects of capacitive loading, while Figure 4-12b shows an incident wave followed by reflections from two capacitive loads. The two capacitors causing the reflections are separated by a distance requiring a travel time of 1 ns. The two reflections return to the source 2 ns apart, since it takes 1 ns longer for the incident wave to reach the second capacitor and an additional 1 ns for the second reflection to travel back to the source. In the upper trace of Figure 4-12b, the input signal rise time is 1 ns and there are two distinct reflections, although the trailing edge of the first overlaps the leading edge of the second. The input rise time is longer in the middle trace, causing a greater overlap. In the lower trace, the 2 ns input rise time causes the two reflections to merge and appear as a single reflection which is relatively constant (at ~10%) for half its duration. This is about the same reflection that would occur if the 93 Ω line had a middle section with an impedance reduced to 75 Ω.

With a number of capacitors distributed all along the line of Figure 4-12a, the combined reflections modify the observed input waveform as shown in the top trace of Figure 4-12c. The reflections persist for a time equal to the 2-way line delay (15 ns), after which the line voltage attains its final value. The waveform suggests a line terminated with a resistance greater than its characteristic impedance (Rτ > Z0). This analogy is strengthened by observing the effect of reducing Rτ from 93 Ω to 75 Ω, which leads to the middle waveform of Figure 4-12c. Note that the final (steady state) value of the line voltage is reduced by about the same amount as that caused by the capacitive reflections. In the lower trace of Figure 4-12c the source resistance R0 is reduced from 93 Ω to 75 Ω, restoring both the initial and final line voltage values to the same amplitude as the final value in the upper trace. From the standpoint of providing a desired signal voltage on the line and impedance matching at either end, the effect of distributed capacitive loading can be treated as a reduction in line impedance.
Fig. 4-12 Capacitive Reflections and Effects on Line Characteristics

a. Arrangement for Observing Capacitive Loading Effects

\[ R_s = 93 \Omega \]
\[ Z_0 = 93 \Omega \]

\[ V_0 \rightarrow 2V \]
\[ V_t \leftarrow \]
\[ C \]
\[ R_T = 93 \Omega \]

b. Capacitive Reflections Merging as Rise Time Increases

\[ t_r = 1 \text{ ns} \]
\[ t_r = 1.5 \text{ ns} \]
\[ t_r = 2 \text{ ns} \]

\[ H = 2 \text{ ns/div} \]
\[ V = 0.25 \text{ V/div} \]

The reduced line impedance can be calculated by considering the load capacitance \( C_L \) as an increase in the intrinsic line capacitance \( C_0 \) along that portion of the line where the loads are connected. Denoting this length of line as \( l \), the distributed value \( C_D \) of the load capacitance is as follows.

\[ C_D = C_L \frac{l}{l} \]

\( C_D \) is then added to \( C_0 \) in Equation 4-1 to determine the reduced line impedance \( Z_0' \).

\[ Z_0' = \sqrt{\frac{L_0}{C_0 + C_D}} = \sqrt{\frac{L_0}{C_0 \left(1 + \frac{C_D}{C_0}\right)}} \]

(4-13)

In the example of Figure 4-12c, the total load capacitance is 33 pF while the total intrinsic line capacitance
$/C_0$ is 60 pF. (Note that the ratio $C_p/C_0$ is the same as $C_L/C_0$.) The calculated value of the reduced impedance is thus

$$Z'_0 = \frac{93}{\sqrt{1 + \frac{33}{60}}} = \frac{93}{\sqrt{1.55}} = 75 \, \Omega$$  \hspace{1cm} (4-14)

This correlates with the results observed in Figure 4-12c when $R_T$ and $R_S$ are reduced to 75 $\Omega$.

The distributed load capacitance also increases the line delay, which can be calculated from Equation 4-2.

$$\delta' = \sqrt{L_0(C_0 + C_D)} = \sqrt{L_0C_0} \sqrt{1 + \frac{C_D}{C_0}}$$

$$= \delta \sqrt{1 + \frac{C_D}{C_0}}$$ \hspace{1cm} (4-15)

Equation 4-15 can be used to predict the delay for a given line and load. The ratio $C_p/C_0$ (hence the loading effect) can be minimized for a given loading by using a line with a high intrinsic capacitance $C_0$.

A plot of $Z'$ and $\delta'$ for a 50 ohm line as a function of $C_D$ is shown in Figure 4-13. This figure illustrates that relatively modest amounts of load capacitance will add appreciably to the propagation delay of a line. In addition, the characteristic impedance is reduced significantly.

Mismatched Lines

Reflections occur not only from mismatched load and source impedances but also from changes in line impedance. These changes could be caused by bends in coaxial cable, unshielded twisted-pair in contact with metal, or mismatch between PC board traces and backplane wiring. With the coax or twisted-pair, line impedance changes run about 5 to 10% and reflections are usually no problem since the percent reflection is roughly half the percent change in impedance. However, between PC board and backplane wiring, the mismatch can be 2 or 3 to 1. This is illustrated in Figure 4-14 and analyzed in the lattice diagram of Figure 4-15. Line 1 is driven in the series terminated mode so that reflections coming back to the source are absorbed.

The reflection and transmission at the point where impedances differ are determined by treating the downstream line as though it were a terminating resistor. For the example of Figure 4-14, the reflection coefficient at the intersection of lines 1 and 2 for a signal traveling to the right is as follows.

$$\rho_{12} = \frac{Z_2 - Z_1}{Z_2 + Z_1} = \frac{93 - 50}{143} = +0.3$$ \hspace{1cm} (4-18)
Thus, the signal reflected back toward the source and the signal continuing along line 2 are, respectively, as follows.

\[ V_{1r} = \rho_{12} V_1 = +0.3 V_1 \]  \hspace{1cm} (4-19a)

\[ V_2 = (1 + \rho_{12}) V_1 = +1.3 V_1 \]  \hspace{1cm} (4-19b)

At the intersection of lines 2 and 3, the reflection coefficient for signals traveling to the right is determined by treating \( Z_3 \) as a terminating resistor.

\[ \rho_{23} = \frac{Z_2 - Z_3}{Z_3 + Z_2} = \frac{39 - 93}{132} = -0.41 \]  \hspace{1cm} (4-20)

When \( V_2 \) arrives at this point, the reflected and transmitted signals are as follows.

\[ V_{2r} = \rho_{23} V_2 = -0.41 V_2 \]
\[ = (-0.41)(1.3) V_1 \]
\[ = -0.53 V_1 \]  \hspace{1cm} (4-21a)

\[ V_3 = (1 + \rho_{23}) V_2 = 0.59 V_2 \]
\[ = (0.59)(1.3) V_1 \]
\[ = 0.77 V_1 \]  \hspace{1cm} (4-21b)

Voltage \( V_3 \) is doubled in magnitude when it arrives at the open-ended output, since \( \rho_L \) is +1. This effectively cancels the voltage divider action between \( R_S \) and \( Z_1 \).

\[ V_4 = (1 + \rho_L) V_3 = (1 + \rho_L)(1 + \rho_{23}) V_2 \]
\[ = (1 + \rho_L)(1 + \rho_{23})(1 + \rho_{12}) V_1 \]
\[ = (1 + \rho_L)(1 + \rho_{23})(1 + \rho_{12}) \frac{V_0}{2} \]  \hspace{1cm} (4-22)

\[ V_4 = (1 + \rho_{23})(1 + \rho_{12}) V_0 \]

Thus, Equation 4-22 is the general expression for the initial step of output voltage for three lines when the input is series terminated and the output is open-ended.
Note that the reflection coefficients at the intersections of lines 1 and 2 and lines 2 and 3 in Figure 4-15 have reversed signs for signals traveling to the left. Thus the voltage reflected from the open output and the signal reflecting back and forth on line 2 both contribute additional increments of output voltage in the same polarity as Vo. Lines 2 and 3 have the same delay time; therefore, the two aforementioned increments arrive at the output simultaneously at time 5T on the lattice diagram (Figure 4-15).

In the general case of series lines with different delay times, the vertical lines on the lattice diagram should be spaced apart in the ratio of the respective delays. Figure 4-16 shows this for a hypothetical case with delay ratios 1:2:3. For a sequence of transmission lines with the highest impedance line in the middle, at least three output voltage increments with the same polarity as Vo occur before one can occur of opposite polarity. On the other hand, if the middle line has the lowest impedance, the polarity of the second increment of output voltage is the opposite of Vo. The third increment of output voltage has the opposite polarity, for the time delay ratios of Figure 4-16.

When transmitting logic signals, it is important that the initial step of line output voltage pass through the threshold region of the receiving circuit, and that the next two increments of output voltage augment the initial step. Thus in a series terminated sequence of three mismatched lines, the middle line should have the highest impedance.
Rise Time Versus Line Delay

When the 2-way line delay is less than the rise time of the input wave, any reflections generated at the end of the line are returned to the source before the input transition is completed. Assuming that the generator has a finite source resistance, the reflected wave adds algebraically to the input wave while it is still in transition, thereby changing the shape of the input. This effect is illustrated in Figure 4-17, which shows input and output voltages for several comparative values of rise time and line delay.

In Figure 4-17b where the rise time is much shorter than the line delay, \( V_1 \) rises to an initial value of 1 V. At time \( T \) later, \( V_T \) rises to 0.5 V, i.e., \( 1 + \rho_L = 0.5 \). The negative reflection arrives back at the source at time \( 2T \), causing a net change of -0.4 V, i.e., \( (1 + \rho_s)(-0.5) = -0.4 \).

The negative coefficient at the source changes the polarity of the other 0.1 V of the reflection and returns it to the end of the line, causing \( V_T \) to go positive by another 50 mV at time \( 3T \). The remaining 50 mV is inverted and reflected back to the source, where its effect is barely distinguishable as a small negative change at time \( 4T \).

In Figure 4-17c, the input rise time (0 to 100%) is increased to such an extent that the input ramp ends just as the negative reflection arrives back at the source end. Thus the input rise time is equal to \( 2T \).

The input rise time is increased to \( 4T \) in Figure 4-17d, with the negative reflection causing a noticeable change in input slope at about its midpoint. This change in slope is more visible in the double exposure photo of Figure 4-17e, which shows \( V_1 \) (\( t_r \) still set for \( 4T \)) with and without the negative reflection. The reflection was eliminated by terminating the line in its characteristic impedance.

The net input voltage at any particular time is determined by adding the reflection to the otherwise unaffected input. It must be remembered that the reflection arriving back at the input at a given time is proportional to the input voltage at a time \( 2T \) earlier. The value of \( V_1 \) in Figure 4-17d can be calculated by starting with the 1 V input ramp.

\[
V_t = \frac{1}{t_r} \cdot t \quad \text{for} \quad 0 \leq t \leq 4T
\]

\[
= 1 \: \text{V} \quad \text{for} \quad t \geq 4T
\]
**Transmission Line Concepts**

Fig. 4-17  Line Voltages for Various Ratios of Rise Time to Line Delay

a. Test Arrangement for Rise Time Analysis

![Schematic](image)

\[ R_S = 50 \Omega \quad Z_0 = 75 \Omega \]

\[ \rho_S = -0.2 \quad \rho_L = -0.5 \]

b. Line Voltages for \( t_r \ll T \)

c. Line Voltages for \( t_r = 2T \)

d. Line Voltages for \( t_r = 4T \)

e. Input Voltage With and Without Reflection

---

4-18
The reflection from the end of the line is

\[ V_r = \frac{\rho_L (t - 2T)}{t_r} \quad (4-24) \]

the portion of the reflection that appears at the input is

\[ V'_r = \frac{(1 + \rho_S) \rho_L (t - 2T)}{t_r} \quad (4-25) \]

the net value of the input voltage is the sum.

\[ V'_I = \frac{t}{t_r} + \frac{(1 + \rho_S) \rho_L (t - 2T)}{t_r} \quad (4-26) \]

The peak value of the input voltage in Figure 4-17d is determined by substituting values and letting \( t \) equal 4T.

\[ V'_I = 1 + \frac{(0.8)(-0.5)(4T - 2T)}{t_r} = 1 - 0.4 \times 0.5 = 0.8 \text{ V} \quad (4-27) \]

After this peak point, the input ramp is no longer increasing but the reflection is still arriving. Hence the net value of the input voltage decreases. In this example, the later reflections are too small to be detected and the input voltage is thus stable after time 6T. For the general case of repeated reflections, the net voltage \( V_{1(t)} \) seen at the driven end of the line can be expressed as follows, where the signal caused by the generator is \( V_{1(t)} \).

\[ V'_{1(t)} = V_{1(t)} \quad \text{for } 0 < t < 2T \]
\[ V'_{1(t)} = V_{1(t)} + (1 + \rho_S) \rho_L V_{1(t-2T)} \quad \text{for } 2T < t < 4T \]
\[ V'_{1(t)} = V_{1(t)} + (1 + \rho_S) \rho_L V_{1(t-2T)} + (1 + \rho_S) \rho_S \rho_L^2 V_{1(t-4T)} \quad (4-28) \]
\[ V'_{1(t)} = V_{1(t)} + (1 + \rho_S) \rho_L V_{1(t-2T)} + (1 + \rho_S) \rho_S \rho_L^2 V_{1(t-4T)} \quad \text{for } 4T < t < 6T \]
\[ V'_{1(t)} = V_{1(t)} + (1 + \rho_S) \rho_L V_{1(t-2T)} + (1 + \rho_S) \rho_S \rho_L^2 V_{1(t-4T)} \quad \text{for } 6T < t < 8T, \text{ etc.} \]

The voltage at the output end of the line is expressed in a similar manner.

\[ V_{T(t)} = 0 \quad \text{for } 0 < t < T \]
\[ V_{T(t)} = (1 + \rho_L) V_{1(t-T)} \quad \text{for } T < t < 3T \]
\[ V_{T(t)} = (1 + \rho_L) V_{1(t-T)} + (1 + \rho_L) \rho_S \rho_L V_{1(t-3T)} \quad (4-29) \]
\[ V_{T(t)} = (1 + \rho_L) V_{1(t-T)} + (1 + \rho_L) \rho_S \rho_L V_{1(t-3T)} + (1 + \rho_L) \rho_S^2 \rho_L^2 V_{1(t-5T)} \quad \text{for } 3T < t < 5T \]
\[ V_{T(t)} = (1 + \rho_L) V_{1(t-T)} + (1 + \rho_L) \rho_S \rho_L V_{1(t-3T)} + (1 + \rho_L) \rho_S^2 \rho_L^2 V_{1(t-5T)} + (1 + \rho_L) \rho_S^3 \rho_L^3 V_{1(t-7T)} \quad \text{for } 5T < t < 7T, \text{ etc.} \]

Ringing

Multiple reflections occur on a transmission line when neither the signal source impedance nor the termination (load) impedance matches the line impedance. When the source reflection coefficient \( \rho_S \) and the load reflection coefficient \( \rho_L \) are of opposite polarity, the reflections alternate in polarity. This causes the signal voltage to oscillate about the final steady state value, commonly recognized as ringing.

When the signal rise time is long compared to the line delay, the signal shape is distorted because the individual reflections overlap in time. The basic relationships among rise time, line delay, overshoot and undershoot are shown in a simplified diagram, Figure 4-18. The incident wave is a ramp of amplitude \( B \) and rise duration \( A \). The reflection coefficient at the open-ended line output is +1 and the source reflection coefficient is assumed to be \( -0.8 \), i.e., \( R_0 = Z_0/9 \).

Figure 4-18b shows the individual reflections treated separately. Rise time \( A \) is assumed to be three times the line delay \( T \). The time scale reference is the line output and the first increment of output voltage \( V_0 \) rises to \( 2B \) in the time interval \( A \). Simultaneously, a positive reflection (not shown) of amplitude \( B \) is generated and travels to the source, whereupon it is multiplied by \( -0.8 \) and
Transmission Line Concepts

Fig. 4-18 Basic Relationships Involved in Ringing

a. Ramp Generator Driving Open-ended Line

\[ V_G = 1.1B \]

\[ R_0 \]

\[ p_s = -0.8 \]

\[ I_0 = T \]

\[ \rho_D = +1 \]

b. Increments of Output Voltage Treated Individually

\[ V_{O1} = (1 + p_0) \cdot \frac{Z_0}{R_0 + Z_0} \cdot V_G \]

\[ V_{O2} = p_s V_{O1} \]

\[ V_{O3} = p_s^2 V_{O1} \]

\[ V_{O4} = p_s^3 V_{O1} \]

\[ V_{O5} = p_s^4 V_{O1} \]

\[ A = 3T \]

\[ V_{O6} = p_s V_{O1} \]

c. Net Output Signal Determined by Superposition

\[ V_0 \]

\[ V_G \]

\[ 0 \quad T \quad 2T \quad 3T \quad 4T \quad 5T \quad 6T \quad 7T \quad 8T \quad 9T \quad 10T \quad 11T \quad 12T \quad 13T \]
returns toward the end of the line. This negative-going ramp starts at time $2T$ (twice the line delay) and doubles to $-1.6B$ at time $2T + A$.

The negative-going increment also generates a reflection of amplitude $-0.8B$ which makes the round trip to the source and back, appearing at time $4T$ as a positive ramp rising to $+1.28B$ at time $4T + A$. The process of reflection and re-reflection continues, and each successive increment changes in polarity and has an amplitude of 80% of the preceding increment.

In Figure 4-18c, the output increments are added algebraically by superposition. The starting point of each increment is shifted upward to a voltage value equal to the algebraic sum of the quiescent levels of all the preceding increments (i.e., 0, 2B, 0.4B, 1.68B, etc.). For time intervals when two ramps occur simultaneously, the two linear functions add to produce a third ramp that prevails during the overlap time of the two increments.

It is apparent from the geometric relationships, that if the ramp time $A$ is less than twice the line delay, the first output increment has time to rise to the full 2B amplitude and the second increment reduces the net output voltage to 0.4B. Conversely, if the line delay is very short compared to the ramp time, the excursions about the final value $V_0$ are small.

Figure 4-18c shows that the peak of each excursion is reached when the earlier of the two constituent ramps reaches its maximum value, with the result that the first peak occurs at time $A$. This is because the earlier ramp has a greater slope (absolute value) than the one that follows.

Actual waveforms such as produced by ECL or TTL do not have a constant slope and do not start and stop as abruptly as the ramp used in the example of Figure 4-18. Predicting the time at which the peaks of overshoot and undershoot occur is not as simple as with ramp excitation. A more rigorous treatment is required, including an expression for the driving waveform which closely simulates its actual shape. In the general case, a peak occurs when the sum of the slopes of the individual signal increment is zero.

Summary
The foregoing discussions are by no means an exhaustive treatment of transmission line characteristics. Rather, they are intended to focus attention on the general methods used to determine the interactions between high-speed logic circuits and their interconnections. Considering an interconnection in terms of distributed rather than lumped inductance and capacitance leads to the line impedance concept, i.e., mismatch between this characteristic impedance and the terminations causes reflections and ringing.

Series termination provides a means of absorbing reflections when it is likely that discontinuities and/or line impedance changes will be encountered. A disadvantage is that the incident wave is only one-half the signal swing, which limits load placement to the end of the line. ECL input capacitance increases the rise time at the end of the line, thus increasing the effective delay. With parallel termination, i.e., at the end of the line, loads can be distributed along the line. ECL input capacitance modifies the line characteristics and should be taken into account when determining line delay.

References
Chapter 5
System Considerations

- Introduction
- PC Board Transmission Lines
- Parallel Termination
- Series Termination
- Unterminated Lines
- Data Busing
- Wired-OR
- Backplane Interconnections
- References
System Considerations

Introduction
All of Fairchild's ECL input and output impedances are designed to accommodate various methods of driving and terminating interconnections. Controlled wiring impedance makes it possible to use simplified equivalent circuits to determine limiting conditions. Specific guidelines and recommendations are based on assumed worst-case combinations. Many of the recommendations may seem conservative, compared to typical observations, but the intent is to help the designer achieve a reliable system in a reasonable length of time with a minimum amount of redesign.

PC Board Transmission Lines
Strictly speaking, transmission lines are not always required for F100K ECL but, when used, they provide the advantages of predictable interconnect delays as well as reflection and ringing control through impedance matching. Two common types of PC board transmission lines are microstrip and stripline, Figure 5-1. Stripline requires multilayer construction techniques; microstrip uses ordinary double-clad boards. Other board construction techniques are wire wrap, stitch weld and discrete wired.

Fig. 5-1  Transmission Lines on Circuit Boards

a. Microstrip

b. Stripline

c. Composite Microstrip

Stripline, Figure 5-1b, is used where packing density is a high priority because increasing the interconnect layers provides short signal paths. Boards with as many as 14 layers have been used in ECL systems.

Microstrip offers easier fabrication and higher propagation velocity than stripline, but the routing for a complex system may require more design effort. In Figure 5-1a, the ground plane can be a part of the VEE distribution as long as adequate bypassing from VEE to VCC (ground) is provided. Also, signal routing is simplified and an extra voltage plane is obtained by bonding two microstrip structures back to back, Figure 5-1c.

Microstrip
Equation 5-1 relates microstrip characteristic impedance to the dielectric constant and dimensions. Electric field fringing requires that the ground extend beyond each edge of the signal trace by a distance no less than the trace width.

\[
Z_o = \left( \frac{60}{\sqrt{0.475 \epsilon_r + 0.67}} \right) \ln \left( \frac{4h}{0.67 (0.8 w + t)} \right)
\]

\[
= \left( \frac{87}{\sqrt{\epsilon_r + 1.41}} \right) \ln \left( \frac{5.98 h}{0.8 w + t} \right) \tag{5-1}
\]

where \( h \) = dielectric thickness, \( w \) = trace width, \( t \) = trace thickness, \( \epsilon_r \) = board material dielectric constant relative to air.
Equation 5-1 was developed from the impedance formula for a wire over ground plane transmission line, Equation 5-2.

\[ Z_0 = \left( \frac{60}{\sqrt{\epsilon_r}} \right) \ln \left( \frac{4h}{d} \right) \]  

(5-2)

where \( d \) = wire diameter, \( h \) = distance from ground to wire center.

Comparing Equation 5-1 and 5-2, the term 0.67 \((0.8w + t)\) shows the equivalence between a round wire and a rectangular conductor. The term \(0.475\epsilon_r + 0.67\) is the effective dielectric constant for microstrip, considering that a microstrip line has a compound dielectric consisting of the board material and air. The effective dielectric constant is determined by measuring propagation delay per unit of line length and using the following relationship.

\[ \delta = 1.016 \cdot \sqrt{\epsilon_r} \text{ ns/ft} \]  

(5-3)

where \( \delta \) = propagation delay, ns/ft.

Propagation delay is a property of the dielectric material rather than line width or spacing. The coefficient 1.016 is the reciprocal of the velocity of light in free space. Propagation delay for microstrip lines on glass-filled G-10 epoxy boards is typically 1.77 ns/ft, yielding an effective dielectric constant of 3.04.

**Fig. 5-2 Microstrip Impedance Versus Trace Width, G-10 Epoxy**

![Microstrip Impedance Graph]

Using \( \epsilon_r = 5.0 \) in Equation 5-1, Figure 5-2 provides microstrip line impedance as a function of width for several G-10 epoxy board thicknesses. Figure 5-3 shows the related \( C_0 \) values, useful for determining capacitive loading effects on line characteristics, (Equation 4-15).

System designers should ascertain tolerances on board dimensions, dielectric constant and trace width etching in order to determine impedance variations. If conformal coating is used the effective dielectric constant of microstrip is increased, depending on the coating material and thickness.

**Fig. 5-3 Microstrip Distributed Capacitance Versus Impedance, G-10 Epoxy**

![Microstrip Distributed Capacitance Graph]

**Stripline**

Stripline conductors are totally imbedded. As a result, the board material determines the dielectric constant. G-10 epoxy boards have a typical propagation delay of 2.26 ns/ft. Equation 5-4 is used to calculate stripline impedances:

\[ Z_0 = \left( \frac{60}{\sqrt{\epsilon_r}} \right) \ln \left( \frac{4b}{0.67 \pi (0.8w + t)} \right) \]  

(5-4)

where \( b \) = distance between ground planes, \( w \) = trace width, \( t \) = trace thickness, \( w/(b-t) < 0.35 \) and \( t/b < 0.25 \).
System Considerations

Figure 5-4 shows stripline impedance as a function of trace width, using Equation 5-4 and various ground plane separations for G-10 glass-filled epoxy boards. Related values of $C_0$ are plotted in Figure 5-5.

**Wire Wrap**

Wire-wrap boards are commercially available with three voltage planes, positions for several 24-pin Dual In-line Packages (DIP), terminating resistors, and decoupling capacitors. The devices are mounted on socket pins and interconnected with twisted pair wiring. One wire at each end of the twisted pair is wrapped around a signal pin, the other around a ground pin. The #30 insulated wire is uniformly twisted to provide a nominal 93 Ohm impedance line. Positions for Single In-line Package (SIP) terminating resistors are close to the inputs to provide good termination characteristics.

**Stitch Weld**

Stitch-weld boards are commercially available with three voltage planes and buried resistors between planes. The devices are mounted on terminals and interconnected with insulated wires that are welded to the backside of the terminals. The insulated wires are placed on a controlled thickness over the ground plane to provide a nominal impedance of 50 Ohm. The boards are available for both DIPS and flatpaks. Use of flatpaks can increase package density and provide higher system performance.

**Discrete Wired**

Custom Multiwire* boards are available with integral power and ground planes. Wire is placed on a controlled thickness above the ground plane to obtain a nominal impedance line of 55 Ohm. Then holes are drilled through the wire and board. Copper is deposited in the drilled holes by an additive-electrolysis process which bonds each wire to the wall of the holes. Devices are soldered on the board to make connection to the wires.

**Parallel Termination**

Terminating a line at the receiving end with a resistance equal to the characteristic line impedance is called parallel termination, Figure 5-6a. F100K circuits do not have internal pull-down resistors on outputs, so the terminating resistor must be returned to a voltage more negative than $V_{OL}$ to establish the LOW-state output voltage from the emitter follower. A -2 V termination return supply is commonly used. This minimizes power consumption and correlates with standard test specifications for ECL circuits. A pair of resistors connected in series between ground ($V_{CC}$) and the $V_{EE}$ supply can

---

*Multiwire is a registered trademark of the Multiwire Corporation.
System Considerations

Fig. 5-6  Parallel Termination

a. Parallel Termination

b. Thevenin Equivalent of RT and VTT

c. Equivalent Circuit for Determining Approximate VOH and VOL Levels

d. F100K Output Characteristic with Terminating Resistor RT Returned to VTT = -2.0 V

provide the Thevenin equivalent of a single resistor to -2 V if a separate termination supply is not available, Figure 5-6b. The average power dissipation in the Thevenin equivalent resistors is about 10 times the power dissipation in the single resistor returned to -2 V, as shown in Figures 6-10 and 6-13. For either parallel termination method, decoupling capacitors are required between the supply and ground (Chapter 6).

F100K output transistors are designed to drive low-impedance loads and have a maximum output current rating of 50 mA. The circuits are specified and tested with a 50 Ω load returned to -2 V. This gives nominal output levels of -0.955 V at 20.9 mA and -1.705 V at 5.9 mA. Output levels will be different with other load currents because of the transistor output resistance. This resistance is nonlinear with load current since it is due, in part, to the base-emitter voltage of the emitter follower, which is logarithmic with output current. With the standard 50 Ω load, the effective source resistance is approximately 6 Ω in the HIGH state and 8 Ω in the LOW state.

The foregoing values of output voltage, output current, and output resistance are used to estimate quiescent output levels with different loads. An equivalent circuit is shown in Figure 5-6c. The ECL circuit is assumed to contain two internal voltage sources EOH and EOL with series resistances of 6 Ω and 8 Ω respectively. The values shown for EOH and EOL are -0.85 V and -1.67 V respectively.

The linearized portion of the F100K output characteristic can be represented by two equations:

For VOH: \( V_{OUT} = -850 - 6 I_{OUT} \)
For VOL: \( V_{OUT} = -1670 - 8 I_{OUT} \)

where \( I_{OUT} \) is in mA, \( V_{OUT} \) is in mV.

If the range of \( I_{OUT} \) is confined between 8 mA to 40 mA for VOH, and 2 mA to 16 mA for VOL, the output voltage can be estimated within ±10 mV (Figure 5-6d).

An ECL output can drive two or more lines in parallel, provided the maximum rated current is not exceeded. Another consideration is the effect of various loads on noise margins. For example, two parallel 75 Ω terminations to -2 V (Figure 5-6d) give output levels of
approximately -1.000 V and -1.716 V. Noise margins are thus 35 mV less in the HIGH state and 11 mV more in the LOW state, compared to 50 Ω load conditions. Conversely, a single 75 Ω load to -2 V causes noise margins 38 mV greater in the HIGH state and 11 mV less in the LOW state, compared to a 50 Ω load.

The magnitude of reflections from the terminated end of the line depends on how well the termination resistance Rt matches the line impedance Zo. The ratio of the reflected voltage to the incident voltage Vi is the reflection coefficient ρ.

\[
\frac{V_r}{V_i} = \rho = \frac{R_T - Z_0}{R_T + Z_0}
\]  

(5-5)

The initial signal swing at the termination is the sum of the incident and reflected voltages. The ratio of termination signal to incident signal is thus:

\[
\frac{V_T}{V_i} = 1 + \rho = \frac{2R_T}{R_T + Z_0}
\]  

(5-6)

The degree of reflections which can be tolerated varies in different situations, but to allow for worst-case circuits, a good rule to thumb is to limit reflections to 15% to prevent excursions into the threshold region of the ECL inputs connected along the line. The range of permissible values of Rt as a function of Zo and the reflection coefficient limitations can be determined by rearranging Equation 5-5.

\[
R_T = Z_0 \frac{1 + \rho}{1 - \rho}
\]  

(5-7)

Using 15% reflection limits as examples, the range of the Rt/Zo ratio is as follows.

\[
1.15 > \frac{R_T}{Z_0} > \frac{0.85}{1.15} \quad 1.35 > \frac{R_T}{Z_0} > 0.74
\]  

(5-8)

The permissible range of the Rt/Zo ratio determines the tolerance ranges for Rt and Zo. For example, using the foregoing ratio limits, Rt tolerances of ±10% allow Zo tolerance limits of +22% and -19%; Rt tolerances of ±5% allow Zo tolerance limits of +28% and -23%.

An additional requirement on the maximum value of Rt is related to the value of quiescent IOH current needed to insure sufficient negative-going signal swing when the ECL driver switches from the HIGH state to the LOW state. The npn emitter-follower output of the ECL circuit cannot act as a voltage source driver for negative-going transitions. When the voltage at the base of the emitter follower starts going negative as a result of an internal state change, the output current of the emitter follower starts to decrease. The transmission line responds to the decrease in current by producing a negative-going change in voltage. The ratio of the voltage change to the current change is, of course, the characteristic impedance Zo. Since the maximum decrease in current that the line can experience is from IOH to zero, the maximum negative-going transition which can be produced is the product IOH Zo.

If the IOH Zo product is greater than the normal negative-going signal swing, the emitter follower responds by limiting the current change, thereby controlling the signal swing. If, however, the IOH Zo product is too small, the emitter follower is momentarily turned off due to insufficient forward bias of its base-emitter junctions, causing a discontinuous negative-going edge such as the one shown in Figure 5-14. In the output-LOW state the emitter follower is essentially non-conducting for Vol values more positive than about -1.55 V. Using this value as a criterion and expressing IOH and VOH in terms of the equivalent circuit of Figure 5-6c, an upper limit on the value of Rt can be developed.

\[
\Delta V = I_{OH} Z_0 > 1.55 - |V_{OH}|
\]

\[
\left( \frac{E_{OH} - V_{TT}}{R_0 + R_T} \right) Z_0 > 1.55 - \left| \frac{V_{TT} R_0 - E_{OH} R_T}{R_0 + R_T} \right|
\]

\[
R_T < \frac{(E_{OH} - V_{TT}) Z_0 - (1.55 - |V_{TT}|) R_0}{1.55 - |E_{OH}|}
\]  

(5-9)

For a VTT of -2 V, R0 of 6 Ω and EOH of -0.85 V, Equation 5-9 reduces to

\[
R_T < 1.64 Z_0 + 3.86 \Omega
\]

For Zo = 50 Ω, the emitter follower cuts off during a negative-going transition if Rt exceeds 86 Ω. Changing
the voltage level criteria to -1.60 V to insure continuous conduction in the emitter follower gives an upper limit of 77 Ω for a 50 Ω line. For a line terminated at the receiving end with a resistance to -2 V, a rough rule-of-thumb is that termination resistance should not exceed line impedance by more than 50%. This insures a satisfactory negative-going signal swing to ECL inputs connected along the line. The quiescent VOL level, after all reflections have damped out, is determined by \( R_t \) and the ECL output characteristic.

The input impedance of ECL circuits is predominately capacitive. A single-function input has an effective value of about 1.5 pF for F100K flatpak, as determined by its effect on reflected and transmitted signals on transmission lines. In practical calculations, a value of 2 pF should be used. Approximately one third of this capacitance is attributed to the internal circuitry and two thirds to the flatpak pin and internal bonding.

For F100K flatpak circuits, multiple input lines may appear to have up to 3 to 4 pF but never more. For example, in the F100102, an input is connected internally to all five gates, but because of the philosophy of buffering these types of inputs in the F100K family this input appears as a unit load with a capacitance of approximately 2 pF. For applications such as a data bus, with two or more outputs connected to the same line, the capacitance of a passive-LOW output can be taken as 2 pF.

Capacitive loads connected along a transmission line increase the propagation delay of a signal along the line. The modified delay can be determined by treating the load capacitance as an increase in the intrinsic distributed capacitance of the line, discussed in Chapter 4. The intrinsic capacitance of any stubs which connect the inputs to the line should be included in the load capacitance. The intrinsic capacitance per unit length for G-10 epoxy boards is shown in Figures 5-3 and 5-5 for microstrip and stripline respectively. For other dielectric materials, the intrinsic capacitance \( C_0 \) can be determined by dividing the intrinsic delay \( \delta \) (Equation 5-3) by the line impedance \( Z_0 \).

The length of a stub branching off the line to connect an input should be limited to insure that the signal continuing along the line past the stub has a continuous rise, as opposed to a rise (or fall) with several partial steps. The point where a stub branches off the line is a low impedance point. This creates a negative coefficient of reflection, which in turn reduces the amplitude of the incident wave as it continues beyond the branch point. If the stub length is short enough, however, the first reflection returning from the end of the stub adds to the attenuated incident wave while it is still rising. The sum of the attenuated incident wave and the first stub reflection provides a step-free signal, although its rise time will be longer than that of the original signal. Satisfactory signal transitions can be assured by restricting stub lengths according to the recommendations for unterminated lines (Figure 5-10). The same considerations apply when the termination resistance is not connected at the end of the line; a section of line continuing beyond the termination resistance should be treated as an unterminated line and its length restricted accordingly.

Series Termination

Series termination requires a resistor between the driver and transmission line, Figure 5-7. The receiving end of the line has no termination resistance. The series resistor value should be selected so that when added to the driver source resistance, the total resistance equals the line impedance. The voltage divider action between the net series resistance and the line impedance causes an incident wave of half amplitude to start down the line. When the signal arrives at the unterminated end of the line, it doubles and is thus restored to a full amplitude. Any reflections returning to the source are absorbed without further reflection since the line and source impedance match. This feature, source absorption, makes series termination attractive for interconnection paths involving impedance discontinuities, such as occur in backplane wiring.

A disadvantage of series termination is that driven inputs must be near the end of the line to avoid receiving a 2-step signal. The initial signal at the driver end is half amplitude, rising to full amplitude only after the reflec-

**Fig. 5-7 Series Termination**
System Considerations

Quiescent $V_{OH}$ and $V_{OL}$ levels are established by resistor $R_E$ (Figure 5-7), which also acts with $V_{EE}$ to provide the negative-going drive into $R_S$ and $Z_0$ when the driver output goes to the LOW state. To determine the appropriate $R_E$ value, the driver output can be treated as a simple mechanical switch which opens to initiate the negative-going swing. At this instant, $Z_0$ acts as a linear resistor returned to $V_{OH}$. Thus the components form a simple circuit of $R_E$, $R_S$ and $Z_0$ in a series, connected between $V_{EE}$ and $V_{OH}$. The initial current in this series circuit must be sufficient to introduce a 0.38 V transient into the line, which then doubles at the load end to give 0.75 V swing.

$$I_{RE} = \frac{V_{OH} - V_{EE}}{R_E + R_S + Z_0} \geq \frac{0.38}{Z_0} \quad (5-10)$$

Any $I_{OH}$ current flowing in the line before the switch opens helps to generate the negative swing. This current may be quite small, however, and should be ignored when calculating $R_E$.

Increasing the minimum signal swing into the line by 30% to 0.49 V insures sufficient pull-down current to handle reflection currents caused by impedance discontinuities and load capacitance. The appropriate $R_E$ value is determined from the following relationship.

$$\frac{V_{OH} - V_{EE}}{R_E + R_S + Z_0} \geq \frac{0.49}{Z_0} \quad (5-11)$$

For the $R_E$ range normally used, quiescent $VOH$ averages approximately 0.955 V and $V_{EE} = -4.5$ V. The value of $R_S$ is equal to $Z_0$ minus $R_0$ ($R_0$ averages 7 Ω). Inserting these values and rearranging Equation 5-11 gives the following.

$$R_E \leq 5.23 Z_0 + 7 \Omega \quad (5-12)$$

Power dissipation in $R_E$ is listed in Figure 6-14. The power dissipation in $R_E$ is greater than in $R_T$ of a parallel termination to −2 V, but still less than the two resistors of the Thevenin equivalent parallel termination, see Figures 6-10, 6-13 and 6-14.

The number of driven inputs on a series terminated line is limited by the voltage drop across $R_S$ in the quiescent HIGH state, caused by the finite input currents of the ECL loads. $I_{OH}$ values are specified on data sheets for various types of inputs, with a worst-case value of 265 μA for simple gate inputs. The voltage drop subtracts from the HIGH-state noise margin as outlined in Figure 5-8a.

However, there is more HIGH-state noise margin initially, because there is less $I_{OH}$ with the $R_E$ load than with the standard 50 Ω load to −2 V. This makes $V_{OH}$ more positive; the increase ranges from 43 mV for a 50 Ω line to 82 mV for a 100 Ω line. Using this $V_{OH}$ increase as a limit on the voltage drop across $R_S$ assures that the HIGH-state noise margin is as good as in the parallel terminated case. Dividing the $V_{OH}$ increase by $R_S + R_0$ ($=Z_0$) gives the allowed load input current ($I_X$ in Figure 5-8a).

This works out to 0.86 mA for a 50 Ω line, 0.92 mA for a 75 Ω line, and 0.82 mA for a 100 Ω line. Load input current greater than these values can be tolerated at some sacrifice in noise margin. If, for example, an additional 50 mV loss is feasible, the maximum values of current become 1.86 mA, 1.59 mA, and 1.32 mA for 50 Ω, 75 Ω and 100 Ω lines respectively.

An ECL output can drive more than one series terminated line, as suggested in Figure 5-8b, if the maximum rated output current of 50 mA is not exceeded. Also, driving two or more lines requires a lower $R_E$ value. This makes the quiescent $I_{OH}$ higher and consequently $V_{OH}$ lower, due to the voltage drop across $R_0$. This voltage drop decreases the HIGH-state noise margin, which may become the limiting factor (rather than the maximum rated current), depending on the particular application.
Ringing occurs because the reflection coefficient at the open (receiving) end of the line is positive (nominally +1) while the reflection coefficient at the driving end is negative (approximately −0.8). These opposite polarity reflection coefficients cause any change in signal voltage to be reflected back and forth, with a polarity change each time the signal is reflected from the driver. Net voltage change on the line is thus a succession of increments with alternating polarity and decreasing magnitude. The algebraic sum of these increments is the observed ringing. The general relationships among rise time, line delay, overshoot and undershoot are discussed in Chapter 4, using simple waveforms for clarity.

Excessive overshoot on the positive-going edge of the signal drives input transistors into saturation. Although this does not damage an ECL input, it does cause excessive recovery times and makes propagation delays unpredictable. Undershoot (following the overshoot) must also be limited to prevent signal excursions into the threshold region of the loads. Such excursions could cause exaggerated transition times at the driven circuit outputs, and could also cause multiple triggering of sequential circuits. Signal swing, exclusive of ringing, is slightly greater on unterminated lines than on parallel terminated lines; $I_{OH}$ is less and $I_{OL}$ is greater with the $R_E$ load, (Figure 5-8a) making $V_{OH}$ higher and $V_{OL}$ lower.

For worst case combinations of driver output and load input characteristics, a 35% overshoot limit insures that system speed is not compromised either by saturating an input on overshoot or extending into the threshold region on the following undershoot.

For distributed loading, ringing is satisfactorily controlled if the 2-way modified line delay does not exceed the 20% to 80% rise time of the driver output. This relationship can be expressed as follows, using the symbols from Chapter 4 and incorporating the effects of load capacitance on line delay.

$$t_r = 2T' = 2t_{6} = 2t_{6} \sqrt{1 + \frac{C_L}{tC_0}}$$

Solving this expression for the line length ($l$):

$$l_{max} = \frac{1}{2} \sqrt{\left(\frac{C_L}{C_0}\right)^2 + \left(\frac{t_r}{t}\right)^2} - \frac{C_L}{2C_0}$$  \hspace{1cm} (5-14)
System Considerations

The shorter the rise time, the shorter the permissible line length. For F100K ECL, the minimum rise time from 20% to 80% is specified as 0.5 ns. Using this rise time and 2 pF per fan-out load, calculated maximum line lengths for G-10 epoxy microstrip are listed in Figure 5-10a. The length \( l \) in the table is the distance from the terminating resistor to the input of the device(s). For F100K ECL the case described in Figure 5-10a is the only one calculated, since all other combinations are approximately the same. For other combinations of rise time, impedance, fan out or line characteristics \( (\delta_0 \text{ and } \delta_0) \), maximum lengths are calculated using Equation 5-14. For the convenience of those who are also using F10K ECL, maximum recommended lengths of unterminated lines are listed in Figures 5-10b to 5-10e.

**Fig. 5-10** Maximum Worst-case Line Lengths for Unterminated Lines

<table>
<thead>
<tr>
<th>( Z_0 )</th>
<th>1</th>
<th>2</th>
<th>4</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>1.37*</td>
<td>1.13</td>
<td>0.95</td>
</tr>
<tr>
<td>62</td>
<td>1.33</td>
<td>1.07</td>
<td>0.87</td>
</tr>
<tr>
<td>75</td>
<td>1.25</td>
<td>0.95</td>
<td>0.75</td>
</tr>
<tr>
<td>90</td>
<td>1.18</td>
<td>0.85</td>
<td>0.52</td>
</tr>
<tr>
<td>100</td>
<td>1.15</td>
<td>0.82</td>
<td>0.49</td>
</tr>
</tbody>
</table>

*Length in inches
Unit load = 2 pF, \( \delta = 0.148 \text{ ns/inch} \)

---

**Fig. 5-9** Effect of \( R_E \) Value on Trailing-edge Propagation

**a.** Unterminated Line

**b.** Line Voltages Showing Stair-step Trailing Edges

**c.** Load Gate Output Showing Net Propagation Increase for Increasing Values of \( R_E \): 330 \( \Omega \), 510 \( \Omega \), 1 \( k\Omega \)
A load capacitance concentrated at the end of the line restricts line length more than a distributed load does. Maximum recommended lengths for fiberglass epoxy dielectric and a 0.5 ns rise time are listed in Figure 5-10 for microstrip. For line impedances not listed, linear interpolation can be used to determine appropriate line lengths. Appropriate line lengths for dielectric materials with a different propagation constant $\delta$ can be determined by multiplying the listed values by the fiberglass epoxy $\delta$ and then dividing by the $\delta$ of the other material. For example, a line length for a material which has a microstrip $\delta$ of 0.1 ns/inch is determined by multiplying the length given in the microstrip table (for a desired impedance and load) by 0.148 and dividing by 0.1.

Resistor $R_E$ must provide the current for the negative-going signal at the driver output. Line input and output waveforms are noticeably affected if $R_E$ is too large, as shown in Figure 5-9b. The negative-going edge of the signal falls in stair-step fashion, with three distinct steps visible at point A. The waveform at point B shows a step in the middle of the negative-going swing. The effect of different $R_E$ values on the net propagation time through the line and the driven loads is evident in Figure 5-9c which shows the output signal of one driven gate in a multiple exposure photograph. The horizontal sweep (time axis) was held constant with respect to the input signal of the driver. The earliest of the three output signals occurs with an $R_E$ value of 330 $\Omega$. Changing $R_E$ to 510 $\Omega$ increases the net propagation delay by 0.3 ns, the horizontal offset between the first and second signals. Changing $R_E$ to 1 k$\Omega$ produces a much greater increase in net propagation delay, indicating that the negative-going signal at B contains several steps. In practice, a satisfactory negative-going signal results when the $R_E$ value is chosen to give an initial
negative-going step of 0.6 V at the driving end of the line. This gives an upper limit on the value of \( R_E \), as shown in Equation 5-15.

\[
\text{initial step} = \Delta I \cdot Z_0 = \frac{(V_{OH} - V_{EE}) Z_0}{R_E + Z_0} \geq 0.6 \\
R_E = \leq 6.25 Z_0
\] (5-15)

An ECL output can drive two or more unterminated lines, provided each line length and loading combination is within the recommended constraints. The appropriate \( R_E \) value is determined from Equation 5-15, using the parallel impedance of the two or more lines for \( Z_0 \).

An ECL output can simultaneously drive terminated and unterminated lines, although the negative-going edge of the signal shows two or more distinct steps when the stubs are long unless some extra pull-down current is provided. Figure 5-11a shows an ECL circuit driving a parallel terminated line, with provision for connecting two worst-case unterminated lines to the driver output. Waveforms at the termination resistor (point A) are shown in the multiple exposure photograph of Figure 5-11b. The upper trace shows a normal signal without stubs connected to the driver. The middle trace shows the effect of connecting one stub to the driver. The step in the negative-going edge indicates that the quiescent IOH current through RT is not sufficient to cause a full signal for both lines. The relationship between the quiescent IOH current (through RT) and the negative-going signal swing was discussed earlier in connection with parallel termination.

The bottom trace in Figure 5-11 shows the effect of connecting two stubs to the driver output. The steps in the trailing edge are smaller and more pronounced. The deteriorated trailing edge of either the middle or lower waveform increases the switching time of the circuit connected to point A. If this extra delay cannot be tolerated, additional pull-down current must be provided. One method uses a resistor to \( V_{EE} \) as suggested in Figure 5-11a. The initial negative-going step at point A should be about 0.7 V to insure a good fall rate through the threshold region of the driven gate. The initial step at the driver output should also be 0.7 V. If the driver output is treated as a switch that opens to initiate the negative-going signal, the equivalent circuit of Figure 5-11c can

---

**Fig. 5-11 Driving Terminated and Unterminated Lines in Parallel**

**a. Multiple Lines**

**b. Waveforms at Termination Point A**

**c. Equivalent Circuit for Determining Initial Negative Voltage Step at the Driver Output**
be used to determine the initial voltage step at the driver output (point X). The value of the current source $I_{RT}$ is the quiescent $I_{OH}$ current through $R_T$. Using $Z'$ to denote the parallel impedance of the transmission lines and $\Delta V$ for the desired voltage step at $X$, the appropriate value of $R_E$ can be determined from the following equation, using absolute values to avoid polarity confusion.

$$R_E = (|V_{EE}| - |V_{OH}| - |\Delta V|) \cdot \left( \frac{Z'}{|\Delta V| - |I_{RT}| Z'} \right)$$

(5-16)

For a sample calculation, assume that $R_T$ and the line impedances are each 100 $\Omega$, $V_{OH}$ is $-0.955$ V, $\Delta V$ is 0.750 V, $V_{EE}$ is $-4.5$ V and $V_{TT}$ is $-2$ V. $I_{RT}$ is thus 10.45 mA and the calculated value of $R_E$ is 232 $\Omega$. In practice, this value is on the conservative side and can be increased to the next larger (10%) standard value with no appreciable sacrifice in propagation through the gate at point $A$.

Again, the foregoing example is based on worst-case stub lengths (the longest permissible). With shorter stubs, the effects are less pronounced and a point is reached where extra pull-down current is not required because the reflection from the end of the stub arrives back at the driver while the original signal is still falling. Since the reflection is also negative going, it combines with and reinforces the falling signal at the driver, eliminating the steps. The net result is a smoothly falling signal but with increased fall time compared to the stubless condition.

The many combinations of line impedance and load make it practically impossible to define just what stub length begins to cause noticeable steps in the falling signal. A rough rule-of-thumb would be to limit the stub length to one-third of the values given in Figure 5-10.

**Data Busing**

Data busing involves connecting two or more outputs and one or more inputs to the same signal line, (Figure 5-12). Any one of the several drivers can be enabled and can apply data to the line. Load inputs connected to the line thus receive data from the selected source. This method of steering data from place to place simplifies wiring and tends to minimize package count. Only one of the drivers can be enabled at a given time; all other driver outputs must be in the LOW state.

Termination resistors matching the line impedance are connected to both ends of the line to prevent reflections. For calculating the modified delay of the line (Chapter 4) the capacitance of a LOW (unselected) driver output should be taken as 2 pF.

An output driving the line sees an impedance equal to half the line impedance. Similarly, the quiescent $I_{OH}$ current is higher than with a single termination. For line impedance less than 100 $\Omega$, the $I_{OH}$ current is greater than the data sheet test value, with a consequent reduction of HIGH-state noise margin. This loss can be eliminated if necessary by using multiple output gates (F100112) and paralleling two outputs for each driver. In the quiescent LOW state, termination current is shared among all the output transistors on the line. This sharing makes $V_OH$ more positive than if only one output were conducting all of the current. For example, a 100 $\Omega$ line terminated at both ends represents a net 50 $\Omega$ dc load, which is the same as the data sheet condition for $V_{OL}$. If one worst-case output were conducting all the current, the $V_{OL}$ would be $-1.705$ V. If another output with identical dc characteristics shares the load current equally, the $V_{OL}$ level shifts upward by about 25 mV. Connecting two additional outputs for a total of four with the same characteristics shifts $V_{OL}$ upward another 22 mV. Connecting four more identical outputs shifts $V_{OL}$ upward another 20 mV. Thus the $V_{OL}$ shift for eight outputs having identical worst-case $V_{OL}$ characteristics is approximately 67 mV. In practice, the probability of having eight circuits with worst-case $V_{OL}$ characteristics is quite low. The output with the highest $V_{OL}$ tends to conduct most of the current. This limits the upward shift to much less than the theoretical worst-case value. In addition, the LOW-state noise margin is specified greater than the HIGH-state margin to allow $V_{OL}$ shift when outputs are paralleled.
System Considerations

In some instances a single termination is satisfactory for a data bus, provided certain conditions are fulfilled. The single termination is connected in the middle of the line. This requires that for each half of the line, from the termination to the end, the line length and loading must comply with the same restrictions as unterminated lines to limit overshoot and undershoot to acceptable levels. The termination should be connected as near as possible to the electrical mid-point of the line, in terms of the modified line delay from the termination to either end. Another restriction is that the time between successive transitions, i.e., the nominal bit time, should not be less than 15 ns. This allows time for the major reflections to damp out and limits additive reflections to a minor level.

Wired-OR
In general-purpose wired-OR logic connections, where two or more driver outputs are expected to be in the HIGH state simultaneously, it is important to minimize the line length between the participating driver outputs, and to place the termination as close as possible to the mid-point between the two most widely separated sources. This minimizes the negative-going disturbances which occur when one HIGH output turns off while other outputs remain HIGH. The driver output going off represents a sudden decrease in line current, which in turn generates a negative-going voltage on the line. A finite time is required for the other driver outputs (quiescently HIGH) to supply the extra current. The net result is a "V" shaped negative glitch whose amplitude and duration depend on three factors: current that the off-going output was conducting, the line impedance, and the line length between outputs. If the separation between outputs is kept within about one inch, the transient will not propagate through the driven load circuits.

If a wired-OR connection cannot be short, it may be necessary to design the logic so that the signal on the line is not sampled for some time after the normal propagation delay (output going negative) of the element being switched. Normal propagation delay is defined as the case where the element being switched is the only one on the line in the HIGH state, resulting in the line going LOW when the element switches. In this case, the propagation delay is measured from the 50% point on the input signal of the off-going element to the 50% point of the signal at the input farthest away from the output being switched. The extra waiting time required in the case of a severe negative glitch is, in a worst-case physical arrangement, twice the line delay between the off-going output and the nearest quiescently HIGH output, plus 2 ns.

An idea of how the extra waiting time varies with physical arrangement can be obtained by qualitatively comparing the signal paths in Figure 5-13. With the outputs at A and B quiescently HIGH, the duration of the transient observed at C is longer if B is the off-going output than if A is the off-going element. This is because the negative-going voltage generated at B must travel to A, whereupon the corrective signal is generated, which subsequently propagates back toward C. Thus the corrective signal lags behind the initial transient, as observed at C, by twice the line delay between A and B. On the other hand, if the output at A generates the negative-going transient, the corrective response starts when the transient reaches point B. Consequently, the transient duration observed at C is shorter by twice the line delay from A to B.

Fig. 5-13 Relative to Wired-OR Propagation

Backplane Interconnections
Several types of interconnections can be used to transmit a signal between logic boards. The factors to be considered when selecting a particular interconnection for a given application are cost, impedance discontinuities, predictability of propagation delay, noise environment, and bandwidth. Single-ended transmission over an ordinary wire is the most economical but has the least predictable impedance and propagation delay. At the opposite end of the scale, coaxial cable is the most costly but has the best electrical characteristics. Twisted pair and similar parallel wire interconnection cost and quality fall in between.

For single-wire transmission through the backplane, a ground plane or ground screen (Chapter 6) should be provided to establish a controlled impedance. A wire over a ground plane or screen has a typical impedance of 150 Ω with variations on the order of ±33%, depending primarily on the distance from ground and the configuration of the ground. Figure 5-14 illustrates the
System Considerations

Fig. 5-14  Parallel Terminated Backplane Wire

a. Wire over Ground Plane or Screen

![Diagram of wire over ground plane or screen with impedance and voltage levels.]

b. Wire in Contact with Ground Plane

![Waveform diagram showing source and receiver waveforms when the wire is in contact with a continuous ground plane.]

Effects of impedance variations with a 15-inch wire parallel terminated with 150 Ω to –2 V. Figure 5-14b shows source and receiver waveforms when the wire is in contact with a continuous ground plane. The negative-going signal at the source shows an initial step of only 80% of a full signal swing. This occurs because the quiescent HIGH-state current $I_{OH}$ (about 7 mA) multiplied by the impedance of the wire (approximately 90 Ω) is less than the normal signal swing, and this condition allows the driver emitter follower to turn off. The negative-going signal at the receiving end is greater by 25% ($1 + p = 1.25$). The receiving end mismatch causes a negative-going reflection which returns to the source and establishes the $V_{OL}$ level. The positive-going signal at the source shows a normal signal swing, with the receiving end exhibiting approximately 25% overshoot.

Figure 5-14c shows waveforms for a similar arrangement, but with the wire about 1/8 inch from a ground screen. The impedance of the wire is greater than the 150 Ω termination, but small variations in impedance along the wire cause intermediate reflections which tend to lengthen the rise and fall times of the signal. As a result, the received signal does not exhibit pronounced changes in slope as would be expected if a 200 Ω constant impedance line were terminated with 150 Ω.

Series source resistance can also be used with single wire interconnections to absorb reflection. Figure 5-15a shows a 16-inch wire with a ground screen driven through a source resistance of 100 Ω. The waveforms (Figure 5-15b) show that although reflections are generated, they are largely absorbed by the series resistor, and the signal received at the load exhibits only slight changes and overshoot. Series termination techniques can also be used when the signal into the wire comes from the PC board transmission line. Figure 5-16a illustrates a 12-inch wire over a ground screen, with 12-inch microstrip lines at either end of the wire. The output is heavily loaded (fan out of 8) and the combination of impedances produces a variety of reflections at the input to the first microstrip line, shown in the upper trace of Figure 5-16b. The lower trace shows the final output; a comparison between the two traces shows the effectiveness of damping in maintaining an acceptable signal at the output. Figure 5-16c shows the signals at
the input to the driving gate and at the output of the load gate, with a net through-put time of 8.5 ns. The circuit in Figure 5-16a is a case of mismatched transmission lines, discussed in Chapter 4.

Signal propagation along a single wire tends to be fast because the dielectric medium is mostly air. However, impedance variations along a wire cause intermediate reflections which tend to increase rise and fall times, effectively increasing propagation delay. Effective propagation delays are in the range of 1.5 to 2.0 ns per foot of wire. Load capacitance at the receiving end also increases rise and fall time (Chapter 4), further increasing the effective propagation delay.
Better control of line impedance and faster propagation can be achieved with a twisted pair. A twisted pair of AWG 26 Teflon* insulated wires, two twists per inch, exhibits a propagation delay of 1.33 ns/ft and an impedance of 115 Ω. Twisted pair lines are available in a variety of sizes, impedances and multiple-pair cables. Figure 5-17a illustrates single-ended driving and receiving. In addition to improved propagation velocity, the magnetic fields of the two conductors tend to cancel, minimizing noise coupled into adjacent wiring.

**Fig. 5-17 Twisted Pair Connections**

a. Single-ended Twisted Pair

![Diagram of single-ended twisted pair](image)

b. Differential Transmission Reception

![Diagram of differential transmission](image)

c. Backplane Data Bus

![Diagram of backplane data bus](image)

Differential line driving and receiving with complementary gates as the driver and an F100114 line receiver is illustrated in Figure 5-17b. Differential operation provides high noise immunity, since common mode input voltages between −0.55 V and −3.0 V are rejected. The differential mode is recommended for communication between different parts of a system, because it effectively nullifies ground voltage differences. For long runs between cabinets or near high power transients, interconnections using shielded twisted pair are recommended.

Twisted pair lines can be used to implement party line type data transfer in the backplane, as indicated in Figure 5-17c. Only one driver should be enabled at a given time; the other outputs must be in the VOL state. The Vss reference voltage is available on pin 22 of the flatpak and pin 19 of the dual-in-line package for the F100114.

In the differential mode, a twisted pair can send high-frequency symmetrical signals, such as clock pulses, of 100 MHz over distances of 50 to 100 feet. For random data, however, bit rate capability is reduced by a factor of four or five due to line rise effects on time jitter.3

Coaxial cable offers the highest frequency capability. In addition, the outer conductor acts as a shield against noise, while the uniformity of characteristics simplifies the task of matching time delays between different parts of the system. In the single-ended mode, Figure 5-18a, 50 MHz signals can be transferred over distances of 100 feet. For 100 MHz operation, lengths should be 50 feet or less. In the differential mode, Figures 5-18b, c, the line receiver can recover smaller signals, allowing 100 MHz signals to be transferred up to 100 feet. The dual cable arrangement of Figure 5-18c provides maximum noise immunity. The delay of coaxial cables depends on the type of dielectric material, with typical delays of 1.52 ns/ft for polyethylene and 1.36 ns/ft for cellular polyethylene.

---

* Teflon is a registered trademark of E.I. du Pont de Nemours Company
System Considerations

Fig. 5-18  Coaxial Cable Connections

a. Single-ended Coaxial Transmission

![Single-ended Coaxial Transmission Diagram]

\[ Z_0 \]

\[ R_T = Z_0 \]

\[ V_{TT} \]

b. Differential Coaxial Transmission

![Differential Coaxial Transmission Diagram]

\[ \frac{R_T}{2} \]

\[ V_{TT} \]

c. Differential Transmission with Grounded Shields

![Differential Transmission with Grounded Shields Diagram]

\[ R_T \]

\[ V_{TT} \]

References


Chapter 6
Power Distribution and Thermal Considerations

- Introduction
- Logic Circuit Ground, $V_{CC}$
- Conductor Resistances
- Temperature Coefficient
- Distribution Impedance
- Ground on PC Cards
- Backplane Construction
- Termination Supply, $V_{TT}$
- $V_{EE}$ Supply
- Thermal Considerations
- Reference
Introduction
High-speed circuits generally consume more power than similar low-speed circuits. At the system level, this means that the power supply distribution system must handle the larger current flow; the larger power dissipation places a greater demand on the cooling system. The direct current (dc) voltage drop along ground busses affects noise margins for all types of ECL circuits. Voltage drops along VEE busses have only a slight effect on F100K circuits, but they require consideration to obtain the performance available from the family.

Logic Circuit Ground, VCC
The positive potential VCC and VCCA in ECL circuits is the reference voltage for output voltages and input thresholds and should therefore be the ground potential. When two circuits are connected in a single-ended mode, any difference in ground potentials decreases the noise margins, as discussed in Chapter 2. This effect for TTL/DTL circuits, as well as for ECL circuits, is illustrated in Figure 6-1. The following analysis assumes some average value of current flowing through the distributed resistance along the ground path between two circuits. For the indicated direction of IG, the shift in ground potential decreases the LOW-state noise margin of the TTL/DTL circuits and the HIGH-state noise margin of the ECL circuits. If IG is flowing in the opposite direction, it increases these noise margins, but decreases the noise margins when the drivers are in the opposite state. For tabulation of ground currents in ECL, the designs must include termination currents as well as lEE operating currents. ECL logic boards which use microstrip or stripline techniques generally have large areas of ground metal. This causes the ground resistance to be quite low and thus minimizes noise margin loss between pairs of circuits on the same board.

In practice, two communicating circuits might be located on widely separated PC cards with other PC cards in between. The net resistance then includes the incremental resistance of the ground distribution bus from card to card, while the ground current is successively increased by the contribution from each card. Figure 6-2 illustrates a distribution bus for a row of cards with incremental resistances along the bus.

Fig. 6-1  Effect of Ground Resistance on Noise Margins

Fig. 6-2  Ground Shift Along a Row of PC Cards

---

TOTAL RESISTANCE = Rg

VOL = VOL + IgRg
VOH = VOH + IgRg
IgRg = (VOL - VOL) Noise Margin Decrease = IgRg = (VOH - VOH)
The ground shift can be estimated by first determining an average value of current per card based on the number of packages, the mix of SSI and MSI, and the number and types of terminations. With \( n \) cards in the row, an average ground current (\( i \)) per card, and an incremental bus resistance (\( r \)) between card positions, the bus voltage drops between the various positions can be determined as follows:

**between positions 1 and 2:**

\[
v_{1,2} = (n - 1) \cdot ir
\]

**between positions 1 and 3:**

\[
v_{1,3} = (n - 1) \cdot ir + (n - 2) \cdot ir
\]

**between positions 1 and 4:**

\[
v_{1,4} = (n - 1) \cdot ir + (n - 2) \cdot ir + (n - 3) \cdot ir
\]

**between 1 and \( n \):**

\[
v_{1,n} = ir \left\{ (n - 1) + (n - 2) + (n - 3) + \ldots + [n - (n - 1)] \right\}
\]

\[
= ir \left\{ (1 + 2 + 3) + \ldots + (n - 1) \right\}
\]

\[
v_{1,n} = ir \sum_{n=1}^{n} n
\]

For a row of 15 cards, for example, the total ground shift between positions 1 and 15 is expressed as in Equation 6-1.

\[
v_{1,15} = ir \sum_{n=1}^{14} n = ir (1 + 2 + 3 + \ldots + 13 + 14)
\]

\[
= 105 \cdot ir
\]

The ground shift between any two card positions \( j \) and \( k \) can be determined as follows for the general case.

\[
v_{j,k} = (n - j) \cdot ir + [n - (j + 1)] \cdot ir + [n - (j + 2)] \cdot ir + \ldots + [n - (k - 1)] \cdot ir
\]

\[
= (k - j) \cdot nir + \left\{ j + (j + 1) + (j + 2) + \ldots + [j + (k-1)] \right\}
\]

\[
v_{j,k} = (k - j) \cdot nir + \sum_{n=1}^{k-1} n = ir \left\{ (k - j) \cdot n - \sum_{j}^{k-1} n \right\}
\]

In a row of 15 cards, the ground shift between positions four and nine, for example, is determined as follows.

\[
v_{j,k} = ir \left\{ [(9 - 4) \cdot 15 - (4 + 5 + 6 + 7 + 8)] - (75 - 30) \right\} = 45 \cdot ir
\]

The ground shift between the same number of positions further down the row is less because of the decreasing current along the row. Consider the ground shift between card positions 10 and 15.

\[
v_{10,15} = ir \left\{ [(15 - 10) \cdot 15 - (10 + 11 + 12 + 13 + 14)] - (75 - 60) \right\} = 15 \cdot ir
\]

These examples illustrate several principles the designer should consider regarding the ground distribution bus and assignment of card positions. The bus resistance should be kept as low as possible by making the cross-sectional areas as large as practical. Logic cards which represent the heaviest current drain should be located nearest the end where ground comes into the row of cards. Cards with single-ended logic wiring between them should be assigned to positions as close together as possible. Conversely, if the ground shift between two card positions represents an unacceptable loss of noise margin, then the differential transmission and reception method i.e., twisted pair, should be used for logic wiring between them, thereby eliminating ground shift as a noise margin factor.

### Conductor Resistances

Conductors with large cross-sectional areas are required to maintain low voltage drops along power busses. For convenience, Figure 6-3 lists the resistance per foot and the cross-sectional area for more common sizes of annealed copper wire. Other characteristics and a complete list of sizes can be found in standard wire tables. A useful rule-of-thumb regarding resistances and, hence, areas is: as gauge numbers increase, resistance doubles with every third gauge number; e.g., the resistance per foot of #10 wire is 1 m\( \Omega \), for #13 wire it is 2 m\( \Omega \). Similarly, the resistance per foot of #0 wire is 0.078 m\( \Omega \), which is half that of #2 wire.

For calculations involving conductors having rectangular cross sections, it is often convenient to work with sheet resistance, particularly for power distribution on PC.
Power Distribution and Thermal Considerations

Fig. 6-3 Resistance and Cross-sectional Area of Several Sizes of Annealed Copper Wire

<table>
<thead>
<tr>
<th>AWG B &amp; S Gauge</th>
<th>Resistance mΩ per foot</th>
<th>Cross-sectional Area square inches</th>
</tr>
</thead>
<tbody>
<tr>
<td>#2</td>
<td>0.156</td>
<td>5.213 X 10^-2</td>
</tr>
<tr>
<td>#6</td>
<td>0.395</td>
<td>2.062 X 10^-2</td>
</tr>
<tr>
<td>#10</td>
<td>0.999</td>
<td>8.155 X 10^-3</td>
</tr>
<tr>
<td>#12</td>
<td>1.588</td>
<td>5.129 X 10^-3</td>
</tr>
<tr>
<td>#18</td>
<td>6.385</td>
<td>1.276 X 10^-3</td>
</tr>
<tr>
<td>#22</td>
<td>16.14</td>
<td>5.046 X 10^-3</td>
</tr>
<tr>
<td>#26</td>
<td>40.81</td>
<td>1.276 X 10^-3</td>
</tr>
<tr>
<td>#30</td>
<td>103.2</td>
<td>7.894 X 10^-5</td>
</tr>
</tbody>
</table>

cards. Copper resistivity is usually given in ohm-centimeters, indicating the resistance between opposing faces of a 1 cm cube. The sheet resistance of a conductor is obtained by dividing the resistivity by the conductor thickness. These relationships follow.

Copper resistivity: \( \rho = 1.724 \times 10^{-6} \text{ Ω-cm} \) at 20°C

Resistance of a conductor: \( R = \frac{\rho}{A} = \frac{\rho}{tw} \)

where: \( l = \text{length} \quad t = \text{thickness} \quad w = \text{width} \)

Sheet resistance: \( \rho_s = \frac{\rho}{t} \text{ Ω per square} \)

The length/width ratio (\( l/w \)) is dimensionless; therefore, the resistance of a length of conductor of uniform thickness can be calculated by first determining the number of "squares," then multiplying by the sheet resistance. For example, a conductor one-eighth inch wide and three inches long has 24 squares; its resistance is 24 times the sheet resistance. Since many thickness dimensions are given in inches, it is convenient to express the resistivity in ohm-inch, as follows.

\( \rho(Ω-in.) = \rho(Ω-cm) + 2.54 = 6.788 \times 10^{-7} \text{ Ω-in.} \)

The use of sheet resistance and the "squares" concept is illustrated by calculating the resistance of the conductor shown in Figure 6-4. Assume the conductor is a 1 oz. copper cladding with a 0.0012 inch minimum thickness on a PC card.

Fig. 6-4 Conductor of Uniform Thickness but Non-uniform Cross Section

Sheet resistance: \( \rho_s = \frac{\rho}{t} \)

\( = 5.657 \times 10^{-4} \text{ Ω per square} \)

The number of squares \( S \) for the rectangular sections are as follows.

\( S_1 = \frac{l_1}{w_1} = 8 \quad S_3 = \frac{l_3}{w_2} = 3 \)

The middle average segment of the conductor has a trapezoidal shape. The average of \( w_1 \) and \( w_2 \) can be used as the effective width, within 1% accuracy, if the \( w_2/w_1 \) ratio is 1.5 or less. Otherwise, a more exact result is obtained as follows.

\( S_2 = \frac{l_2}{w_2-w_1} \ln \left(\frac{w_2}{w_1}\right) = 4 \ln 2 = 2.77 \text{ squares} \quad (6-5) \)

Total \( R = R_1 + R_2 + R_3 = \rho_s(S_1 + S_2 + S_3) \)

\( = 7.51 \text{ mΩ} \)

As another example, assume that a 1 oz. trace must carry a 200 mA current six inches with a voltage drop less than 10 mV.

\( R_{\text{max}} = \frac{V_{\text{max}}}{I} = \frac{0.01}{0.2} = 0.05 \text{ Ω} \)

\( 0.05 = \rho_s \frac{l}{w} \quad (6-6) \)

\( \frac{w}{l} = 20 \rho_s \)

\( w = 120 \rho_s = (120) 5.657 \times 10^{-4} = 67.9 \times 10^{-3} \)

\( \therefore \text{minimum trace width, } w = 68 \text{ mils} \)
At a higher current level, consider the voltage drop in a conductor 20 mils thick, 1.25 inches wide and 3 feet long carrying a 50 A current.

\[
\rho_5 = \frac{6.788 \times 10^{-7}}{2 \times 10^{-2}} = 3.364 \times 10^{-5} \, \Omega \text{ per square}
\]

\[
V = IR - (50) (3.364 \times 10^{-5}) \frac{36}{1.25} = 0.0484 \, \text{mv}
\]

Sheet resistances for various copper thicknesses are listed in Figure 6-5. Standard thicknesses and tolerances for copper cladding are tabulated in Figure 6-6 and resistance per foot as a function of width is shown in Figure 6-7.

**Fig. 6-5** Sheet Resistance for Various Thicknesses of Copper

<table>
<thead>
<tr>
<th>Weight or Thickness</th>
<th>Sheet Resistance Ω per square</th>
<th>Thickness</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 oz.</td>
<td>2.715 × 10^{-4}</td>
<td>0.02 in.</td>
</tr>
<tr>
<td>3 oz.</td>
<td>1.886 × 10^{-4}</td>
<td>0.05 in.</td>
</tr>
<tr>
<td>5 oz.</td>
<td>1.077 × 10^{-4}</td>
<td>1/16 in.</td>
</tr>
<tr>
<td>0.01 in.</td>
<td>6.788 × 10^{-5}</td>
<td>1/4 in.</td>
</tr>
</tbody>
</table>

**Fig. 6-6** Thicknesses and Tolerances for Copper Cladding

<table>
<thead>
<tr>
<th>Nominal Thickness</th>
<th>Nominal Weight</th>
<th>Tolerances By</th>
</tr>
</thead>
<tbody>
<tr>
<td>in.</td>
<td>oz/ft²</td>
<td>weight, %</td>
</tr>
<tr>
<td>0.0007</td>
<td>0.0178</td>
<td>+10</td>
</tr>
<tr>
<td>0.0014</td>
<td>0.0355</td>
<td>+10</td>
</tr>
<tr>
<td>0.0028</td>
<td>0.0715</td>
<td>+10</td>
</tr>
<tr>
<td>0.0042</td>
<td>0.1065</td>
<td>+10</td>
</tr>
<tr>
<td>0.0056</td>
<td>0.1432</td>
<td>+10</td>
</tr>
<tr>
<td>0.0070</td>
<td>0.1780</td>
<td>+10</td>
</tr>
<tr>
<td>0.0084</td>
<td>0.2130</td>
<td>+10</td>
</tr>
<tr>
<td>0.0098</td>
<td>0.2460</td>
<td>+10</td>
</tr>
<tr>
<td>0.014</td>
<td>0.3530</td>
<td>+10</td>
</tr>
<tr>
<td>0.0196</td>
<td>0.4920</td>
<td>+10</td>
</tr>
</tbody>
</table>

**Temperature Coefficient**

The resistances in Figures 6-3, 6-5, and 6-7, as well as those used in the sample calculations, are 20°C values. Since copper resistivity has a temperature coefficient of approximately 0.4%/°C, the resistance at a temperature (T) can be determined as follows.

\[
R_T = R_{20\,\circ} \left[ 1 + 0.004 (T + 20\,\circ) \right]
\]

At 55°C:

\[
R = R_{20\,\circ} \left[ 1 + 0.004 (55\,\circ - 20\,\circ) \right] = 1.14 \, R_{20\,\circ}
\]

When specifying power bus dimensions for PC cards containing many IC packages, designers should bear in mind that excessive current densities can cause the copper temperature to rise appreciably. Figure 6-8 illustrates the ohmic heating effect of various current densities.1

**Distribution Impedance**

Power busses should have low ac impedance, as well as low dc resistance, to prevent propagation of extraneous disturbances along the distribution system. As far as current or voltage changes are concerned, power and ground busses appear as transmission lines; thus their impedances can be affected by shape, spacing and dielectric. The effect of geometry on impedance is illustrated in the two arrangements of Figure 6-9. The same cross-sectional area of copper is used, but the
two round wires have an impedance of about 75 Ω while the flat conductors have an impedance determined as follows.

\[ Z_0 = \frac{377 d}{\sqrt{\epsilon h}} \quad \text{for} \quad \frac{d}{h} < 0.1 \]

With a Mylar* or Teflon* dielectric (\( \epsilon = 2.3 \)) two mils thick, impedance of the flat conductor pair is only 0.5 Ω. Power line impedance can be reduced by periodically connecting RF-type capacitors across the line.

**Ground on PC Cards**

It is essential to assign one layer of copper cladding almost exclusively to ground. This provides low-impedance, non-interfering return paths for the current changes which travel along signal traces when the IC outputs change state. These currents flow from the VCCA pins of the IC packages, through the output transistors, then into the loads and the stray capacitances. These stray capacitances exist from an output to VEE, output to ground, and to other signal lines. Thus, displacement currents through stray capacitances flow in many paths, but must ultimately return through ground to the output transistor where they originated. To reduce the length and impedance of the return path, the ground metal should cover as large an area as possible and one decoupling capacitor should be provided for every one to two IC packages. Additional capacitors may be needed for multiple output devices. These capacitors should be ceramic, monolithic or other RF types in the 0.01 to 0.1 μF range.

The load current returning to an IC package through ground metal is predictable, both in magnitude and in the return path. Since the magnetic and capacitive coupling between a signal trace and the underlying ground provides the transmission line characteristic, it follows that the load current flowing through the signal trace is accompanied by a ground return current equal in magnitude but opposite in direction. For example, in a 50 Ω terminator, \( I_{OL} \) is 5.9 mA, \( I_{OH} \) is 20.9 mA. Then signal change will cause about 15 mA current change and, as this current change propagates along the signal trace, a current of -15 mA advances along the ground directly underneath the signal trace. Therefore, if there is an interruption in the ground, the return current is forced to go around it. The 15 mA current change can be reduced by terminating the complementary output of the signal. Then a signal change will direct the current from true output to the complement output reducing the \( \Delta \) currents in the ground plane. When it is necessary to interrupt the ground plane, the interruptions should be kept as short as possible; every effort should be made to locate them away from overlying signal lines. When the ground plane is interrupted for short signal lines between packages, these lines should be at right angles to signal lines on the other side to minimize coupling. VEE and VTT distribution lines can also act as the return.
side of transmission lines, as long as decoupling capacitors to ground are placed in the immediate areas where the signal return current must continue through ground.

Several connections along the edge of a PC card should be assigned to ground to accommodate backplane signal ground. These should be spaced at one-half to one inch intervals to minimize the average path length for signal return currents and to simulate a distributed connection to the backplane signal ground.

Not enough emphasis can be placed on the requirement for a good ground. All input signals are referenced to internal VBB and the VBB is referenced to Vee (ground). Any variation from one side of the board to the other affects the noise margins. To help eliminate some of the variations a separate VeeA is provided on F100K ECL circuits to power the output drivers and leave the Vee going to internal circuitry unaffected.

**Backplane Construction**

In order to take complete advantage of the speeds inherent in F100K ECL it is desirable to construct the backplane as a multilayer printed circuit board. Generally, two internal layers are devoted to ground and VEE and the signals occupy the outside layers. Where power densities are very high, it may be necessary to supplement the power layers with external busses (see Backplane Interconnections, Chapter 5).

If it is necessary to use wires to augment the interconnection provided by the traces, less critical signals should use the wires. The wires will exhibit an impedance which can be calculated with the wire-over-ground formula

\[ Z_0 = \frac{138 \sqrt{\varepsilon}}{\log_{10} \frac{4h}{d}} \quad (6-9) \]

where \( d \) is diameter, \( h \) is distance to ground, and \( \varepsilon \) is dielectric constant.

Bear in mind that if the ground plane is buried inside the board, then both \( h \) and \( \varepsilon \) are made up of multiple components.

**Termination Supply, VTT**

A separate return voltage for the termination resistors offers a way to minimize power dissipation in systems extensively using parallel termination techniques. A -2 V VTT value represents an optimum speed/power trade-off, allowing sufficient termination current to discharge load capacitances while minimizing the average power consumption. Figure 6-10 shows the average values of current, IC power dissipation and resistor power dissipation for various values of the termination resistor \( R_T \) returned to -2 V. Average values are determined by calculating the output HIGH and output LOW values, then taking the average. These 50% duty cycle values are useful in determining the current drain on the -2 V supply and the contribution to dissipation on the logic boards. Peak values of termination current are approximately 60% greater than the average values listed.

DC regulation of the -2 V supply is not critical; a variation of ± 5% causes a change in output levels of ± 12 mV for 50 Ω terminations or ± 7 mV for 100 Ω terminations.

The high frequency characteristics of the VTT distribution are extremely important. Ideally, a solid voltage plane should be devoted to VTT. If this is not feasible, the VTT distribution should form a grid using orthogonal traces. In any case, decoupling capacitors to ground should be used to reduce the high frequency impedance.

**Fig. 6-10 Average Current and Power Dissipation for Parallel Termination to -2 V**

\[ V_{TT} = -2.0 \, V \]

<table>
<thead>
<tr>
<th>( R_T ) ( \Omega )</th>
<th>( I_{avg} ) mA</th>
<th>( PD ) (avg) mW</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>14</td>
<td>14</td>
</tr>
<tr>
<td>62</td>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>75</td>
<td>9.3</td>
<td>9.5</td>
</tr>
<tr>
<td>90</td>
<td>8.1</td>
<td>8.2</td>
</tr>
<tr>
<td>100</td>
<td>7.3</td>
<td>7.3</td>
</tr>
<tr>
<td>150</td>
<td>5.0</td>
<td>4.9</td>
</tr>
</tbody>
</table>
If the terminators used are in Single In-line Packages (SIP) or Dual In-line Packages (DIP) as opposed to discrete resistors, particular attention must be given to decoupling in order to maintain a solid V\text{TT} voltage inside the package. This is necessary to avoid crosstalk due to mutual inductance to V\text{TT}. SIPs have been developed which have multiple V\text{TT} connections and on-board decoupling capacitors.

**V\text{EE} Supply**

The value of V\text{EE} is not critical for F100K since all circuits in the family operate over the range of -4.2 V to -5.7 V. Decoupling capacitors to ground should be used on each card, as previously discussed in connection with the ground on PC cards. In addition, each card should use 1 to 10 \mu F decoupling capacitors near the points where V\text{EE} enters the card.

The current drain for the V\text{EE} supply for each circuit type can be determined from the data sheet specifications. For V\text{EE} values other than -4.5 V, the current drain varies as shown in Figures 6-11 and 6-12 for SSI and MSI elements respectively. These graphs are made from data from the F100101 and F100179.

**Fig. 6-11  Supply Current Versus Supply Voltage for F100101**

![Graph](image)

Series dividers used to obtain Thevenin equivalent parallel terminations increase the current load on the V\text{EE} supply, as do the pull-down resistors to V\text{EE} used with series termination. Average V\text{EE} current and resistor dissipation for Thevenin equivalent terminations are listed in Figure 6-13 for several representative values of equivalent resistance. The average values apply for 50% duty cycle. Peak current values are approximately 11% greater. Dissipation in the IC output transistor is the same as in Figure 6-10. Average dissipation and I\text{EE} current for several values of pull-down resistance to V\text{EE} are listed in Figure 6-14. The R\text{E} values are appropriate for series termination of transmission lines with impedances listed in the Z_0 column, determined from Equation 5-12. Peak current values are approximately 12% greater than average values.

**Figures 6-10, 13 and 14** show that the Thevenin equivalent parallel termination method leads to ten times as much dissipation in the resistors as in the single resistor returned to -2 V. Similarly, the dissipation in R\text{E} for series termination is three times the dissipation in the parallel termination resistor to -2 V.
**Power Distribution and Thermal Considerations**

Fig. 6-13  
**Series Divider for Thevenin Equivalent Terminations**

\[ V_{CC} = GND \]

\[ R_1 \]

\[ R_2 \]

\[ V_{EE} = -4.5 \text{ V} \]

\[ V_{TT} = -2 \text{ V} \]

**Table: Series Divider for Thevenin Equivalent Terminations**

<table>
<thead>
<tr>
<th>RT (Ω)</th>
<th>R1 (Ω)</th>
<th>R2 (Ω)</th>
<th>IEE (avg) (mA)</th>
<th>PD (avg) (mW)</th>
<th>Resistors</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>90</td>
<td>113</td>
<td>28.2</td>
<td>109</td>
<td></td>
</tr>
<tr>
<td>62</td>
<td>112</td>
<td>140</td>
<td>22.7</td>
<td>87.9</td>
<td></td>
</tr>
<tr>
<td>75</td>
<td>135</td>
<td>169</td>
<td>18.8</td>
<td>72.7</td>
<td></td>
</tr>
<tr>
<td>82</td>
<td>148</td>
<td>185</td>
<td>17.2</td>
<td>66.5</td>
<td></td>
</tr>
<tr>
<td>90</td>
<td>162</td>
<td>203</td>
<td>15.7</td>
<td>60.5</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>180</td>
<td>225</td>
<td>14.1</td>
<td>54.5</td>
<td></td>
</tr>
<tr>
<td>120</td>
<td>216</td>
<td>270</td>
<td>11.7</td>
<td>45.4</td>
<td></td>
</tr>
<tr>
<td>150</td>
<td>270</td>
<td>338</td>
<td>9.4</td>
<td>36.3</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 6-14  
**Average Current and Power Dissipation Using Pull-down Resistor to VEE**

\[ R_S Z_0 \]

\[ R_E \]

\[ V_{EE} = -4.5 \text{ V} \]

<table>
<thead>
<tr>
<th>Z₀ (Ω)</th>
<th>RE (Ω)</th>
<th>IEE (avg) (mA)</th>
<th>PD (avg) (mW)</th>
<th>IC Output</th>
<th>RE</th>
</tr>
</thead>
<tbody>
<tr>
<td>50</td>
<td>269</td>
<td>9.8</td>
<td>12.9</td>
<td>25.8</td>
<td></td>
</tr>
<tr>
<td>62</td>
<td>331</td>
<td>7.9</td>
<td>10.4</td>
<td>20.6</td>
<td></td>
</tr>
<tr>
<td>75</td>
<td>399</td>
<td>6.5</td>
<td>8.6</td>
<td>16.8</td>
<td></td>
</tr>
<tr>
<td>90</td>
<td>477</td>
<td>5.4</td>
<td>7.1</td>
<td>13.9</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>530</td>
<td>4.9</td>
<td>6.5</td>
<td>12.7</td>
<td></td>
</tr>
<tr>
<td>120</td>
<td>634</td>
<td>4.1</td>
<td>5.4</td>
<td>10.6</td>
<td></td>
</tr>
<tr>
<td>150</td>
<td>791</td>
<td>3.2</td>
<td>4.2</td>
<td>8.1</td>
<td></td>
</tr>
</tbody>
</table>

**Thermal Considerations**

System cooling requirements for ECL circuits are based on three considerations: (1) the need to minimize temperature gradients between circuits communicating in the single-ended mode, (2) the need to control the temperature environment of each circuit to assure that the parameters stay within guaranteed limits, and (3) the need to insure that the maximum rated junction temperature is not exceeded.

Temperature gradients are of no practical concern with F100K circuits since they are temperature compensated; their output voltage levels and input thresholds change very little with temperature, as discussed in Chapter 2.

With uncompensated ECL circuits, output voltage levels and input thresholds vary with temperature. This causes a loss of noise margin when driving and receiving circuits are operating at different temperatures. Loss of HIGH-state noise margin occurs when the receiving circuit is at the higher temperature, amounting to approximately 1 mV/°C of temperature gradient. When the driving circuit is at the higher temperature, the LOW-state margin decreases by approximately 0.5 mV/°C of gradient. The system designer must consider noise margin loss, due to temperature gradients.

Each dc parameter limit on the F100K data sheets applies over the entire 0°C to +85°C case temperature. For uncompensated ECL circuits, parameter limits have different values for different ambient temperatures. Further, ambient temperature specifications are based on a minimum air flow rate of 400 linear feet per minute. Thermal equilibrium must be established for incoming test results of uncompensated ECL circuits to be valid. The time required to attain equilibrium can vary considerably, depending on the internal dissipation of the particular IC type and details of the thermal arrangement. Normally, an adequate waiting time is three to five minutes after power is applied.

The maximum rated junction temperature of F100K circuits is +150°C. An individual IC junction temperature can be determined by multiplying power dissipation by the junction-to-air thermal resistance \( \theta_{JA} \) and adding the result to the ambient air temperature. The power dissipation is \( V_{EE} \) times \( I_{EE} \), from the data sheet, plus the
dissipation in the output transistors from Figure 6-10 or 6-14. Thermal resistance is shown in Figure 6-15 as a function of cooling air flow rate. This figure applies when the IC is mounted on a board with the air flowing in a plane parallel to the board and perpendicular to the long axis of the IC package. When air temperature, flow rate and package power dissipation are known, junction temperature is determined as follows.

\[ T_J = T_A + P_D \theta_{JA} \]  \hspace{1cm} (6-10)

Conversely, when the maximum rated junction temperature (+150°C), the package power dissipation, and the air temperature are known, the minimum flow rate can be determined by first determining the maximum thermal resistance.

\[ \text{Maximum } \theta_{JA} = \frac{(150^\circ - T_A)}{P_D} \]  \hspace{1cm} (6-11)

For this value of \( \theta_{JA} \) the minimum flow rate is determined from Figure 6-15.

When the system designer plans to depend on natural convection for cooling, it is recommended that thermal tests be conducted to determine actual conditions. The effectiveness of natural convection for cooling varies greatly. For instance, on a densely packed logic board in a horizontal attitude in still air, the effective ambient temperature for an IC varies with its position. An IC in the middle of the board is subjected to air that is partially heated by surrounding ICs. Additionally, the temperature of the board rises due to heat flow through the component leads. These effects can cause a much higher junction temperature than might be expected.

Reference

Chapter 7
Testing Techniques

- Introduction
- Tester Selection
- Functional Testing
- DC Testing
- AC Testing
- AC Test Fixtures
**Chapter 7**

**Testing Techniques**

**Introduction**

The purpose of this chapter is assist personnel involved with incoming inspection and qualification testing, by discussing the various methods and techniques used in testing ECL devices.

Testing includes verifying functionality, checking dc parametric limits and measuring ac performance. These tasks are particularly difficult for ECL devices in light of the broad range of products: RAMs, PROMs, gate arrays, and logic circuits. Correlation between supplier and user is extremely important. Recognizing the differences between high-volume instantaneous testing, as performed by the supplier, and the user's concern for long term performance in a given operating environment, Fairchild guarantees the data sheet limits as specified, although testing may be performed by alternate methods.

**Tester Selection**

Although many makes and types of automatic test systems are available and in use today, not all are capable of testing ECL RAMs, PROMs, logic and gate arrays.

Logic and gate array testers require dc accuracy, sub-nanosecond ac test capability, and the ability to change software for each device. Software capability and the number of test pins available are major considerations in choosing a gate array tester. Functional, dc and threshold tests are successfully performed on automatic test equipment, but subnanosecond propagation delays are difficult to measure accurately.

The use of dedicated testers to perform high-volume memory testing is very common. Testers containing hardware addressing capability are usually the most efficient. Although basic dc testing is similar for any device type, RAM and PROM functional testing usually require special addressing capabilities to test for pattern sensitivity. The pattern generators and output comparators must have minimum skew to obtain maximum tester accuracy. Functional and ac tests are performed simultaneously; then, dc and threshold tests are performed.

The following considerations must be taken into account when selecting a tester.

**Noise**

Since the voltage swing on ECL input and output levels is only about 800 mV, it is very important that the power supplies and voltage drivers be extremely clean and free of spikes, hum, or any other type of noise.

**DC Resolution**

The threshold measurements \( (V_{IH}(\text{min}), V_{IL}(\text{max})) \) require that input voltage be extremely accurate and repeatable, i.e., if the \( V_{IL}(\text{max}) \) is specified as \(-1.475 \text{ V} \), a voltage source of \(-1.475 \pm 5 \text{ mV} \) is not adequate to accurately test the part. Ideally, the driver and the output comparators should have an accuracy of \( \pm 1 \text{ mV} \).

**Current Capability**

Since ECL is noted for high current requirements, power supplies for \( V_{EE} \) should be capable of supplying current with a 25% reserve over the highest powered parts. This reserve should be included because power supplies tend to get noisy when approaching the current clamp. Some ECL LSI parts dissipate over 4.5 W; therefore, with a \( V_{EE} \) of \(-4.5 \text{ V} \), the power supply must provide well over 1 A.

**Edge Rates**

When testing edge-triggered sequential logic parts such as flip-flops and shift registers, it is important that the rise and fall times of the clock pulses be fast, clean and free from overshoot. If the clock edges are not adequate, the deficiency can be overcome using a Schmitt trigger as shown in Figure 7-1.

The 68 \( \Omega \) resistor provides hysteresis by positive feedback, thus improving the edge rates. When energized,
the relay provides a path to bypass the Schmitt trigger, so the input currents of the device under test can be measured.

**Functional Testing**
The functional operation and truth table for all device types are checked using automatic test equipment. For memory devices, pattern sensitivity and ac characteristics are also tested automatically. Functional testing is usually performed before dc testing. Logic parts are functionally tested in all modes of operation. The inputs are driven using typical $V_{IH}$ and $V_{IL}$ values. The outputs are compared against relaxed $V_{OH}$ and $V_{OL}$ limits. The $V_{IH}$, $V_{IL}$, $V_{OH}$, and $V_{OL}$ limits are tested during dc testing.

**DC Testing**
An automatic tester is used to test all dc parameters listed on the individual data sheet for each input and output. The device may have to be preconditioned to obtain the correct output logic state. The cable length should be kept to a minimum to insure signal integrity.

**Threshold Measurements**
Threshold measurement on an automatic tester is probably the most difficult dc test and the test most prone to oscillation. When testing, take one input at a time to threshold; all other inputs remain at full $V_{IH}$ or $V_{IL}$ levels. If all inputs were at threshold simultaneously, the device would tend to oscillate. For example, to test a flip-flop, make sure the output is LOW before test, take the data pin to HIGH threshold, and apply the clock pulse. Verify that the HIGH has been transferred to the output. Next, apply LOW threshold to the data input and clock it through; use hard levels on the clock (full $V_{IH}$ and $V_{IL}$). Check that the output pin goes LOW.

**Bench Testing**
Occasionally, it is necessary to obtain data not easily available from an automatic tester. This is accomplished by testing devices in a universal test board. The typical test circuit board is double-clad copper. All input/output pins go to single-pole, triple-throw switches so that $V_{IH}$, $V_{IL}$ or a 50 Ω terminating resistor can be connected. Leadless 0.05 μF capacitors decouple all pins to VCC (+2 V) at the socket pins. Access to the device under test is made via banana sockets to the X-Y plotter.

- **$V_{IN}/V_{OUT}$ Plot** — The input ramp supply is 0 V to −2 V varied by a multi-turn potentiometer. The input voltage ($V_{IN}$) versus output voltage ($V_{OUT}$) is plotted on an X-Y recorder using the test set-up shown in Figure 7-2.

- **$V_{OUT}/I_{OUT}$ Plot** — The output voltage ($V_{OUT}$) versus output current ($I_{OUT}$) can be plotted using the test setup shown in Figure 7-3.

**Fig. 7-2 $V_{IN}/V_{OUT}$ Transfer Characteristics**
AC Testing
Because few automatic measurement systems have sufficient accuracy to perform subnanosecond testing, ac testing of ECL is one of the most difficult tests to accomplish. To obtain subnanosecond accuracy usually requires special test fixtures and equipment. The physical location of the test fixture, the input driver and the output comparator is very important.

Depending upon the accuracy and repeatability of the automatic tester, a bench setup may be required for correlation. Comparing an air line with known propagation delay to the test setup is recommended.

AC Test Fixtures
Test fixture design plays a pivotal role in insuring that undistorted waveforms are applied to the Device Under Test (D.U.T.) and that the device output can be monitored correctly.

Board Construction and Layout
ECL ac bench test fixtures are built on a double-clad printed circuit board or on a multilayer printed circuit board with semi-rigid coax, Figures 7-4 and 7-5. The power planes are shorted at the device and brought out to banana sockets with the decoupling capacitors at the device. Transmission lines of 50 $\Omega$ are maintained from soldered-on BNC or SMA connectors to the D.U.T. Sense lines from the D.U.T. output and input pins to the connectors must be of electrically equal length. For input pins, care must be taken to insure that the force and sense lines are brought directly to the point that makes contact with the D.U.T. For output pins, only the output sense lines are used to monitor the signals. The force lines are disconnected at the device to minimize signal distortion. Special care must be taken to minimize crosstalk and stray capacitance in the area of the D.U.T. For correlation, flatpaks are not tested in sockets but are clamped to the traces of a multilayer PC board. Dual in-line devices are plugged into individual pin sockets instead of normal test sockets. Due to equipment limitations and for correlation, the amplitude, offset, rise and fall time are set up with no device in the test socket.

The bench test fixture to measure toggle frequency utilizes the principles described in the preceding paragraph except that the feedback path between the output and data input is as short as possible.

Output Termination
All outputs should be terminated with 50 $\Omega \pm 1\%$ resistors. This is especially important for complementary outputs. When bench testing, the device is offset by +2 V; $V_{EE}$ is -2.5 V, $V_{CC}, V_{CCA}$ is +2 V. Then the 50 $\Omega$ input impedance of the sampling oscilloscope acts as the termination resistor to 0 V. The input and output coaxial cable to the oscilloscope should be cut to exactly the same electrical length.
Decoupling
Not enough emphasis can be put on the importance of good decoupling on the D.U.T. because oscillations can give erroneous test results. A sampling scope should be used to make sure that oscillation is not occurring.

The value of capacitors used depends on the type of tester used and the frequency of test. Some testers use pulse test; in other words, for each individual test in a program, \( V_{EE} \) is powered up and down. On this type of tester, electrolytic-type \( \text{(i.e., large value)} \) capacitors cannot be used because of the time constant needed to charge the capacitor.

Always start with the minimum decoupling needed to achieve good results, perhaps merely a capacitor between \( V_{CC} \) and \( V_{EE} \). Capacitors should be placed as close as possible to the D.U.T. to eliminate as much inductance as possible. Only low-inductance capacitors should be used; leadless monolithic ceramic capacitors are very effective.

There are no rigid decoupling rules, and each device type may have its own decoupling requirements. A typical decoupling technique that works well on most F100K devices is to place 0.01 to 0.1 \( \mu F \) monolithic ceramic capacitors in the following locations.

- If no offset is used:
  - between \( V_{EE} \) (-4.5 V) and \( V_{CC} \), \( V_{CCA} \) (0 V)
  - between \( V_{TT} \) (-2 V) and ground (0 V)
- If +2 V offset is used:
  - between \( V_{CC} \), \( V_{CCA} \) (+2 V) and ground (0 V)
  - between \( V_{EE} \) (-2.5 V) and ground (0 V)
- In most cases, \( V_{CCA} \) and \( V_{CC} \) should be shorted as close to the D.U.T. as possible. However, if the \( V_{CCA} \) and \( V_{CC} \) pins are physically separated, individual decoupling capacitors may be necessary.
- For dc tests only place a 0.001 \( \mu F \) capacitor:
  - between an input pin and \( V_{EE} \)
  - between an output pin and \( V_{CCA} \)

Decoupling problems will appear mainly at threshold test. If certain outputs fail try the decoupling technique, described in the preceding paragraph, on those outputs and the associated inputs. With testers that use the power-hold method, such as the Sentry\textsuperscript{®}, large electrolytics can be used in parallel with smaller (0.01 \( \mu F \)) disk capacitors for the high-frequency bypass.

Fig. 7-4  Multilayer Test Fixture (Top View)

Fig. 7-5  Multilayer Test Fixture (Bottom View)
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Family Overview</td>
<td>1</td>
</tr>
<tr>
<td>Circuit Basics</td>
<td>2</td>
</tr>
<tr>
<td>Logic Design</td>
<td>3</td>
</tr>
<tr>
<td>Transmission Line Concepts</td>
<td>4</td>
</tr>
<tr>
<td>System Considerations</td>
<td>5</td>
</tr>
<tr>
<td>Power Distribution and Thermal Considerations</td>
<td>6</td>
</tr>
<tr>
<td>Testing Techniques</td>
<td>7</td>
</tr>
<tr>
<td>Quality Assurance and Reliability</td>
<td>8</td>
</tr>
<tr>
<td>Field Sales Offices and Distributor Locations</td>
<td>9</td>
</tr>
</tbody>
</table>
Chapter 8
Quality Assurance and Reliability

- Introduction
- Incoming Quality Inspection
- Process Quality Control
- Quality Assurance
- Reliability
Quality Assurance and Reliability

Introduction
F100K ECL is manufactured to strict quality and reliability standards. Product conformance to these standards is insured by careful monitoring of the following functions: (1) incoming quality inspection, (2) process quality control, (3) quality assurance, and (4) reliability.

Incoming Quality Inspection
Purchased piece parts and raw materials must conform to purchase specifications. Major monitoring programs are the inspection of package piece parts, inspection of raw silicon wafers, and inspection of bulk chemicals and materials. Two other important functions of incoming quality inspection are to provide real-time feedback to vendors and in-house engineering, and to define and initiate quality improvement programs.

Package Piece Parts Inspection
Each shipment of package piece parts is inspected and accepted or rejected based on AQL sampling plans. Inspection tests include both inherent characteristics and functional use tests. Inherent characteristics include physical dimensions, color, plating quality, material purity, and material density. Functional use tests for various package piece parts include die attach, bond pull, seal, lid torque, salt atmosphere, lead fatigue, solderability, and mechanical strength. In these tests, the piece parts are sent through process steps that simulate package assembly. The units are then destructively tested to determine whether or not they meet the required quality and reliability levels.

Silicon Wafer Inspection
Each shipment of raw silicon wafers is accepted or rejected based on AQL sampling plans. Raw silicon wafers are subjected to non-destructive and destructive tests. Included in the testing are flatness, physical dimensions, resistivity, oxygen and carbon content, and defect densities. The test results are used to accept or reject the lot.

Bulk Chemical and Material Inspection
Bulk chemicals and materials play an important role in any semiconductor process. To insure that the bulk chemicals and materials used in processing F100K wafers are the highest quality, they are stringently tested for trace impurities and particulate or organic contamination. Mixtures are also analyzed to verify their chemical make-up.

Incoming inspection is only the first step in determining the acceptability of bulk chemicals and materials. After acceptance, detailed documentation is maintained to correlate process results to various vendors and to any variations found in mixture consistency.

Process Quality Control
Process quality is maintained by establishing and maintaining effective controls for monitoring the wafer fabrication process, reporting the results of the monitors, and initiating valid measurement techniques for improving quality and reliability levels.

Methods of Control
The process quality control program utilizes the following methods of control: (1) process audits, (2) environmental monitors, (3) process monitors, (4) lot acceptance inspections, (5) process qualifications, and (6) process integrity audits. These methods of control, defined below, characterize visually and electrically the wafer fabrication operation.

Process Audit—Audits concerning manufacturing operator conformance to specification. These are performed on all operations critical to product quality and reliability.

Environmental Monitor—Monitors concerning the process environment, i.e., water purity, air temperature/humidity, and particulate count.

Process Monitor—Periodic inspection at designated process steps for verification of manufacturing inspection and maintenance of process average. These inspections provide both attribute and variables data.

Lot Acceptance—Lot by lot sampling. This sampling method is reserved for those operations deemed as critical and, as such, requiring special attention.

Process Qualification—Complete distributional analysis is run to specified tolerance averages and standard deviations. These qualifications are typically conducted on deposition and evaporation processes, i.e., epi, aluminum, vapox, and backside gold.

Process Integrity Audit—Special audits conducted on oxidation and metal evaporation processes (CV drift—oxidation; SEM evaluation—metal evaporation).
Data Reporting
Process quality control data is recorded on an attribute or variable basis as required; control charts are maintained on a regular basis. This data is reviewed at periodic intervals and serves as the basis for judging the acceptability of specific processes. Summary data from the various process quality control operations are relayed to cognizant line, engineering and management personnel in real time so that, if appropriate, the necessary corrective actions can be immediately taken.

Process Flow
Figure 8-1 shows the integration of the various methods of control into the wafer fabrication process flow. The process flow chart contains examples of the process quality controls and inspections utilized in the manufacturing operation.

Fig. 8-1  Process Flow Chart

<table>
<thead>
<tr>
<th>MATERIAL INPUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Photo Resist</td>
</tr>
<tr>
<td>Quartzware</td>
</tr>
<tr>
<td>Gas — Dopant and Solvents</td>
</tr>
<tr>
<td>Wafers</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>RUN SET UP</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>OXIDATION</th>
</tr>
</thead>
</table>

| MASKING PHOTORESIST AND ETCHING |

Process Controls (Examples)

A. Environmental
B. Chemical supplies
C. Substrate examination (resistivity, flatness, thickness, crystal perfection, etc.)
D. Photoresist evaluation
E. Mask inspections

A. Process audit

A. Process audit/qualification
B. Environmental
C. Process monitors (thickness, pinhole and crack measurements)
D. Photoresist evaluation (preparation, storage, application, baking, development and removal),
E. Etchant controls
F. Exposure controls (intensity, uniformity)
Fig. 8-1  Process Flow Chart (cont'd.)

SOLID STATE DIFFUSIONS:
Buried Layer, Epitaxy,
Getter, Ion Implant,
Base and Emitter

THIN FILM: Metal (aluminum,
nichrome, titanium-tungsten
and Chemical Vapor)
Deposition (silox, doped
silox and nitride
passivation)

WAFER SORT

OUTGOING
WAFER
INSPECTION

ASSEMBLY

A. Process audits/qualification
B. Environmental
C. Temperature profiling
D. Quartz cleaning
E. Calibration
F. Electrical tests
(resistivity, breakdown
voltages, etc.)

A. Process audits/qualification
B. Environmental
C. Visual examinations
D. Epitaxy controls
(thickness, resistivity
cleaning, visual examination)
E. Metallization controls
(thickness, temperature
cleaning, SEM, C V plotting)
F. Glassivation controls
(thickness, dopant
concentraton, pinhole and crack
measurements)

A. Process audit
B. Environmental
C. Visual examinations

A. Process audit
B. Inspection
Quality Assurance

To assure that all product shipped meets both internal Fairchild specifications for standard product and customer specifications in the case of negotiated specs, a number of QA inspections throughout the assembly process flow (Figure 8-2) are required.

Many of the assembly operations follow the requirements of MIL-M-38510 (General Specification for Microcircuits). The test methods employed and listed are described in MIL-STD-883 (Test Methods and Procedures for Microelectronics). Most of the internal specifications, as a result, closely follow the procedures of the military specifications.

For ease of reference, and for clearer understanding of the operations performed, the MIL-STD-883 methods are stated when applicable. A flow, much more detailed than the one presented in Figure 8-2, governs the assembly of the devices and the performance of the environmental, mechanical, and electrical tests.

### Fig. 8-2 Generalized Process Flow

<table>
<thead>
<tr>
<th>Operation</th>
<th>Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die Forming/Scribe</td>
<td></td>
</tr>
<tr>
<td>Plate</td>
<td></td>
</tr>
<tr>
<td>Internal Visual (2nd OPT)</td>
<td>2010/B</td>
</tr>
<tr>
<td>QA — Internal Visual (2nd OPT)</td>
<td>2010/B</td>
</tr>
<tr>
<td>Optional</td>
<td></td>
</tr>
<tr>
<td>Die Attach</td>
<td></td>
</tr>
<tr>
<td>QA — Die Shear Strength</td>
<td>2019</td>
</tr>
<tr>
<td>Ultrasonic Bonding</td>
<td></td>
</tr>
<tr>
<td>QA — Ultrasonic Bond Strength</td>
<td>2011</td>
</tr>
<tr>
<td>Internal Visual (3rd OPT)</td>
<td>2010</td>
</tr>
<tr>
<td>QA — Internal Visual (3rd OPT)</td>
<td>2010</td>
</tr>
<tr>
<td>Seal — Solder or Glass</td>
<td></td>
</tr>
<tr>
<td>External Visual (4th OPT)</td>
<td>2009</td>
</tr>
<tr>
<td>QA — External Visual (4th OPT)</td>
<td>2009</td>
</tr>
<tr>
<td>High Temperature Storage</td>
<td>1008/C, E</td>
</tr>
<tr>
<td>Temperature Cycling</td>
<td>1010/C</td>
</tr>
<tr>
<td>Constant Acceleration</td>
<td>2001/E</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Operation</th>
<th>Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>Plating (Tin/Gold) — Lead Finish</td>
<td></td>
</tr>
<tr>
<td>QA — Plating Inspection/Solderability</td>
<td>2003</td>
</tr>
<tr>
<td>Lead Clip and Form</td>
<td></td>
</tr>
<tr>
<td>Seal, Fine (Hermeticity Check)</td>
<td>1014</td>
</tr>
<tr>
<td>5 × 10⁻⁸ cc/sec</td>
<td></td>
</tr>
<tr>
<td>Seal, Gross (Hermeticity Check)</td>
<td></td>
</tr>
<tr>
<td>Bubble Test — Fluorocarbon</td>
<td></td>
</tr>
<tr>
<td>Mark and Pack</td>
<td></td>
</tr>
<tr>
<td>QA — External Visual</td>
<td>2009</td>
</tr>
<tr>
<td>QA — Seal, Fine (Hermeticity Check)</td>
<td>1014</td>
</tr>
<tr>
<td>5 × 10⁻⁸ cc/sec</td>
<td></td>
</tr>
<tr>
<td>QA — Seal, Gross (Hermeticity Check)</td>
<td></td>
</tr>
<tr>
<td>Bubble Test — Fluorocarbon</td>
<td></td>
</tr>
<tr>
<td>Electrical Test</td>
<td></td>
</tr>
<tr>
<td>QA — Plant Clearance</td>
<td>5005</td>
</tr>
<tr>
<td>Distribution Store</td>
<td></td>
</tr>
</tbody>
</table>
Reliability
A number of programs, among them qualification testing, reliability monitoring, failure analysis, and reliability data collection and presentation, are maintained.

Qualification Programs
All products receive reliability qualification prior to the product being released for shipment. Qualification is required for (1) new product designs, (2) new fabrication processes or (3) new packages or assembly processes. Stress tests are run in accordance to test methods described in MIL-STD-883B. Test results are evaluated against existing reliability levels, and must be better than or equal to current product for the new product to receive qualification.

New Product Designs—Receive, as a minimum, +125°C operating life tests. Readouts are normally scheduled at 168 hours, 1168 hours and 2168 hours. The samples stressed are electrically good units from initial wafer runs. Additional life testing, consisting of high-temperature operating life test, 85/85 humidity bias tests and bias pressure pot (BPTH) tests, may be run as deemed necessary. Redesigns of existing device layouts are considered to be new product designs, and full qualification is necessary.

New Fabrication Processes — Qualifications are designed to evaluate the new process against the current process. Stress tests consist of operating life test, high-temperature operating life test, 85/85 humidity bias test and/or biased pressure pot (BPTH) test. In addition, package environment tests may be performed. Evaluations are performed on various products throughout the development stages of the new process. Units stressed are generally from split wafer runs. All processing is performed as a single wafer lot up to the new process steps, where the lot is split for the new and the current process steps. Then the wafers are recombined, and again processed as a single wafer lot. This allows for controlled evaluation of the new process against the standard process. Both significant modifications to existing process and transferring existing products to new fabrication plants are treated as a new process.

New Packages or Assembly Processes — Qualifications are performed for new package designs, changes to existing piece parts, changes in piece part vendors, and significant modification to assembly process methods. In general, samples from three assembly runs are stressed to a matrix in accordance to MIL-STD-883B, Method 5005, group B, group C, subgroup 2, and group D (Table 8-1). In addition, +100°C operating life tests, 85/85 humidity bias tests, biased pressure pot (BPTH) tests and unbiased pressure pot tests are performed.

Reliability Monitors
Reliability testing of mature products is performed to establish device failure rates, and to identify problems occurring in production. Samples are obtained on a regular basis from production. These units are stressed with operating life tests or package environmental tests. The results of these tests are summarized and reported on a monthly basis. When a problem is identified, the respective engineering group is notified, and production is stopped until corrective action is taken.

Current testing levels are in excess of 14,000 units per year stressed with operating life tests, and 23,000 units per year stressed with package environmental tests.

Failure Analysis
Failure analysis is performed on all units failing reliability stress tests. Failure analysis is offered as a service to support manufacturing and engineering, and to support customer returns and customer requested failure studies. The failure analysis procedure used has been established to provide a technique of sequential analysis. This technique is based on the premise that each step of analysis will provide information of the failure without destroying information to be obtained from subsequent steps. The ultimate purpose is to uncover all underlying failure mechanisms through complete, in-depth, defect analysis. The procedure places great emphasis on electrical analysis, both external before decapsulation, and internal micro-probing. Visual examinations with high magnification microscopes or SEM analysis are used to confirm failure mechanisms. Results of the failure analysis are recorded and, if abnormalities are found, reported to engineering and/or manufacturing.

Data Collection and Presentation
Product reliability is controlled by first stressing the product, and then feeding back results to manufacturing and engineering. This feedback takes two forms. There is a formal monthly Reliability Summary distributed to all groups. The summary shows current product failure
Quality Assurance and Reliability

rates, highlights problem areas, and shows the status of qualification and corrective action programs. Less formal feedback is obtained by including reliability personnel at all product meetings, which gives high visibility to the reliability aspects of various products. As a customer service, product reliability data is compiled and made available upon request.

Table 8-1 Package Environmental Stress Matrix

<table>
<thead>
<tr>
<th>Test</th>
<th>Method</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Group B</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subgroup 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Physical dimensions</td>
<td>2016</td>
<td></td>
</tr>
<tr>
<td>Subgroup 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Resistance to solvents</td>
<td>2015</td>
<td></td>
</tr>
<tr>
<td>Subgroup 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Solderability</td>
<td>2003</td>
<td>Soldering temperature of 260 ± 10°C</td>
</tr>
<tr>
<td>Subgroup 5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bond strength</td>
<td>2011</td>
<td>(1) Test condition C or D</td>
</tr>
<tr>
<td>(1) Thermocompression</td>
<td></td>
<td>(2) Test condition C or D</td>
</tr>
<tr>
<td>(2) Ultrasonic or wedge</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Group C</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subgroup 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Temperature Cycling</td>
<td>1010</td>
<td>Test condition C (-65°C to +150°C)</td>
</tr>
<tr>
<td>Constant Acceleration</td>
<td>2001</td>
<td>Test condition E (30 Kg), Y1 orientation and X1 orientation Test condition D (20 Kg) for packages over 5 gram weight or with seal ring greater than 2 inches</td>
</tr>
<tr>
<td>Seal</td>
<td>1014</td>
<td></td>
</tr>
<tr>
<td>(a) Fine</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(b) Gross</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Visual examination</td>
<td></td>
<td></td>
</tr>
<tr>
<td>End-point electrical parameters</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Group D</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subgroup 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Physical Dimensions</td>
<td>2016</td>
<td></td>
</tr>
<tr>
<td>Subgroup 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead integrity</td>
<td>2004</td>
<td>Test condition B2 (lead fatigue)</td>
</tr>
<tr>
<td>Seal</td>
<td></td>
<td>As applicable</td>
</tr>
<tr>
<td>(a) Fine</td>
<td>1014</td>
<td>As applicable</td>
</tr>
<tr>
<td>(b) Gross</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lid torque</td>
<td>2024</td>
<td>As applicable</td>
</tr>
</tbody>
</table>
Table 8-1  Package Environmental Stress Matrix (cont'd.)

<table>
<thead>
<tr>
<th>Subgroup 3</th>
<th>Test condition B (−55°C to +125°C) 15 cycles minimum</th>
<th>Test condition C, (−65°C to +150°C) 100 cycles minimum.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal shock</td>
<td>1011</td>
<td></td>
</tr>
<tr>
<td>Temperature cycling</td>
<td>1010</td>
<td></td>
</tr>
<tr>
<td>Moisture resistance</td>
<td>1004</td>
<td></td>
</tr>
<tr>
<td>Seal</td>
<td>1014</td>
<td></td>
</tr>
<tr>
<td>(a) Fine</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(b) Gross</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Visual examination</td>
<td></td>
<td></td>
</tr>
<tr>
<td>End-point electrical parameters</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subgroup 4</td>
<td>Test condition B (1500g, 0.5 ms)</td>
<td>Test condition A (20 g)</td>
</tr>
<tr>
<td>Mechanical shock</td>
<td>2002</td>
<td></td>
</tr>
<tr>
<td>Vibration, variable frequency</td>
<td>2007</td>
<td></td>
</tr>
<tr>
<td>Constant acceleration</td>
<td>2001</td>
<td></td>
</tr>
<tr>
<td>Seal</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(a) Fine</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(b) Gross</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Visual examination</td>
<td></td>
<td></td>
</tr>
<tr>
<td>End-point electrical parameters</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subgroup 5</td>
<td>Test condition A minimum (24 hours)</td>
<td></td>
</tr>
<tr>
<td>Salt atmosphere</td>
<td>1009</td>
<td></td>
</tr>
<tr>
<td>Seal</td>
<td>1014</td>
<td></td>
</tr>
<tr>
<td>(a) Fine</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(b) Gross</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Visual examination</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Subgroup 6</td>
<td>Internal water-vapor content</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1018</td>
<td></td>
</tr>
<tr>
<td>Subgroup 7</td>
<td>Adhesion of lead finish</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2025</td>
<td></td>
</tr>
</tbody>
</table>
Field Sales Offices and Distributor Locations
<table>
<thead>
<tr>
<th>State</th>
<th>Distributors</th>
<th>United States and Canada</th>
</tr>
</thead>
<tbody>
<tr>
<td>California</td>
<td>California Distributors 7130 Nordhoff Street Chatsworth, California 91311, Tel: 213-700-1000 TWX: 910-493-2083</td>
<td>California Distributors 4125 Sorrento Valley Blvd. San Diego, California 92121, Tel: 714-729-5200 TWX: 910-335-1515.</td>
</tr>
<tr>
<td></td>
<td>Wyle Distribution Group 124 Maryland Street El Segundo, California 90245, Tel: 213-322-8100 TWX: 910-348-7140</td>
<td>Distributors 17872 Cowan Avenue Irvine, California 92715, Tel: 714-851-9953.</td>
</tr>
<tr>
<td></td>
<td>Avnet Electronics, Inc. 174 Component Drive San Jose, California 95131, Tel: 408-946-8000 TWX: 910-338-2038</td>
<td>Distributors 521 Weddell Avenue Sunnynvale, California 94086, Tel: 408-745-6600 TWX: 910-339-9371.</td>
</tr>
<tr>
<td></td>
<td>Avnet Electronics 350 McCormick Avenue Costa Mesa, California 92626, Tel: 714-754-6111 (Orange County) 213-558-2345 (Los Angeles) TWX: 910-595-1928</td>
<td>Distributors 17872 Cowan Avenue Irvine, California 92715, Tel: 714-851-9953.</td>
</tr>
</tbody>
</table>

**This distributor carries Fairchild die products only.
<table>
<thead>
<tr>
<th>State</th>
<th>Fairchild Semiconductor</th>
<th>Franchised Distributors</th>
<th>United States and Canada</th>
</tr>
</thead>
<tbody>
<tr>
<td>Illinois</td>
<td>Hamilton/Avnet Electronics 5825-D Peachtree Corners East Norcross, Georgia 30092 Tel: 404-447-7500 TWX: 810-766-0432</td>
<td>Pioneer Electronics 9100 Gaither Road Gaithersburg, Maryland 20760 Tel: 301-948-0710 TWX: 710-828-9784</td>
<td>Hamilton/Avnet Electronics 10300 Bren Road East Minnetonka, Minnesota 55343 Tel: 612-932-0600 TWX: 910-576-2720</td>
</tr>
<tr>
<td></td>
<td>Graham Electronics Supply, Inc. 133 S. Pennsylvania Street Indianapolis, Indiana 46204 Tel: 317-654-8202 TWX: 810-341-3481</td>
<td><strong>Sertech Laboratories</strong> 1 Peabody Street Salem, Massachusetts 01970 Tel: 617-745-2450 TWX: 710-347-0223</td>
<td>Arrow Electronics 285 Midland Avenue Saddle Brook, New Jersey 07662 Tel: 201-797-5800 TWX: 710-988-2206</td>
</tr>
<tr>
<td></td>
<td>Pioneer Electronics 6408 Castle Place Drive Indianapolis, Indiana 46250 Tel: 317-849-7300 TWX: 810-260-1794</td>
<td>Hamilton/Avnet Electronics 2215 29th Street S.E. Space A5 Grand Rapids, Michigan 49508 Tel: 616-243-8805 TWX: 810-273-6921</td>
<td>Hamilton/Avnet Electronics 10 Industrial Road Fairfield, New Jersey 07006 Tel: 201-575-3990 TWX: 710-734-4388</td>
</tr>
<tr>
<td></td>
<td>Maryland Hall Mark Electronics 6655 Ambertron Drive Baltimore, Maryland 21227 Tel: 301-796-9300 TWX: 710-862-1942</td>
<td>Schweber Electronics 12060 Hubbard Avenue Livonia, Michigan 48150 Tel: 313-525-8100 TWX: 810-242-2983</td>
<td>Schweber Electronics 18 Madison Road Fairfield, New Jersey 07006 Tel: 201-227-7890 TWX: 710-734-4305</td>
</tr>
<tr>
<td></td>
<td><strong>This distributor carries Fairchild die products only.</strong></td>
<td></td>
<td>New Mexico Arrow Electronics 2460 Alamo Avenue S.E. Albuquerque, New Mexico 87106 Tel: 505-243-4566 TWX: 910-989-1679</td>
</tr>
<tr>
<td>Fairchild Semiconductor</td>
<td>Franchised Distributors</td>
<td>United States and Canada</td>
<td></td>
</tr>
<tr>
<td>-------------------------</td>
<td>-------------------------</td>
<td>--------------------------</td>
<td></td>
</tr>
<tr>
<td>Bell Industries</td>
<td>North Carolina</td>
<td>Pioneer Electronics</td>
<td></td>
</tr>
<tr>
<td>11728 Linn Avenue N.E.</td>
<td>Arrow Electronics</td>
<td>281 Gibraltar Road</td>
<td></td>
</tr>
<tr>
<td>Albuquerque, New Mexico</td>
<td>938 Burke Street</td>
<td>Horsham, Pennsylvania</td>
<td></td>
</tr>
<tr>
<td>Tel: 505-292-2700 TWX:</td>
<td>Winston Salem, North</td>
<td>215-674-4000 TWX: 510-665-6778</td>
<td></td>
</tr>
<tr>
<td>910-989-0625</td>
<td>Carolina 27102</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hamilton/Avnet Electronics</td>
<td>Hall Mark Electronics</td>
<td>Pioneer Electronics</td>
<td></td>
</tr>
<tr>
<td>2524 Baylor Drive, S.E.</td>
<td>5237 North Blvd.</td>
<td>259 Kappa Drive</td>
<td></td>
</tr>
<tr>
<td>Albuquerque, New Mexico</td>
<td>Raleigh, North Carolina</td>
<td>Pittsburgh, Pennsylvania</td>
<td></td>
</tr>
<tr>
<td>Tel: 505-765-1500 TWX:</td>
<td>27604</td>
<td>15238</td>
<td></td>
</tr>
<tr>
<td>910-989-0614</td>
<td></td>
<td>Tel: 412-782-2300 TWX: 710-795-3122</td>
<td></td>
</tr>
<tr>
<td>New York</td>
<td>Arrow Electronics</td>
<td>Schweber Electronics</td>
<td></td>
</tr>
<tr>
<td>Arrow Electronics</td>
<td>900 Broadhollow Road</td>
<td>101 Rock Road</td>
<td></td>
</tr>
<tr>
<td>Tel: 516-694-6800 TWX:</td>
<td>510-227-6623</td>
<td>Tel: 215-441-0600 TWX: 510-665-6540</td>
<td></td>
</tr>
<tr>
<td>11735</td>
<td>Arrow Electronics</td>
<td></td>
<td></td>
</tr>
<tr>
<td>20 Oser Avenue</td>
<td>23 Hub Drive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hauppauge, New York</td>
<td>Melville, New York</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tel: 516-231-1000 TWX: 510-227-6623</td>
<td>510-450-6000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11746</td>
<td>24 Hub Drive</td>
<td>Arrow Electronics</td>
<td></td>
</tr>
<tr>
<td>Hamilton/Avnet Electronics</td>
<td>5 Hub Drive</td>
<td>10700 Corporate Drive, Suite 100</td>
<td></td>
</tr>
<tr>
<td>333 Metro Park</td>
<td>Melville, New York</td>
<td>Stafford, Texas 77477</td>
<td></td>
</tr>
<tr>
<td>Rochester, New York</td>
<td>11746</td>
<td>Tel: 713-491-4100 TWX: 910-880-4439</td>
<td></td>
</tr>
<tr>
<td>Tel: 716-475-9130 TWX: 510-224-6166</td>
<td>510-227-6623</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1503-545-0230</td>
<td>Arrow Electronics</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hamilton/Avnet Electronics</td>
<td>16 Corporate Circle</td>
<td></td>
<td></td>
</tr>
<tr>
<td>33 Metro Park</td>
<td>E, Syracuse, New York</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rochester, New York</td>
<td>13057</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tel: 315-437-2642 TWX: 710-541-1560</td>
<td>510-253-5470</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24 Hub Drive</td>
<td>15 Corporate Circle</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hamilton/Avnet Electronics</td>
<td>16 Corporate Circle</td>
<td></td>
<td></td>
</tr>
<tr>
<td>33 Metro Park</td>
<td>E, Syracuse, New York</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rochester, New York</td>
<td>13057</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tel: 315-437-2642 TWX: 710-541-1560</td>
<td>510-253-5470</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24 Hub Drive</td>
<td>15 Corporate Circle</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Harvey Electronics</td>
<td>1911 Vestal Parkway East</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(shipping address)</td>
<td>Vestal, New York</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P.O. Box 1208</td>
<td>13850</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Binghamport, New York</td>
<td>Tel: 607-748-8211 TWX: 510-252-0893</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13902</td>
<td>24 Hub Drive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1911 Vestal Parkway East</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Harvey Electronics</td>
<td>13 Corporate Circle</td>
<td></td>
<td></td>
</tr>
<tr>
<td>60 Crossways Park West</td>
<td>E, Syracuse, New York</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Woodbury, New York</td>
<td>13057</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tel: 516-921-8820 TWX: 510-221-2184</td>
<td>510-253-5470</td>
<td></td>
<td></td>
</tr>
<tr>
<td>24 Hub Drive</td>
<td>15 Corporate Circle</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Harvey Electronics</td>
<td>1911 Vestal Parkway East</td>
<td></td>
<td></td>
</tr>
<tr>
<td>60 Crossways Park West</td>
<td>Vestal, New York</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Woodbury, New York</td>
<td>Tel: 607-748-8211 TWX: 510-252-0893</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13902</td>
<td>24 Hub Drive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Schweber Electronics</td>
<td>1911 Vestal Parkway East</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Jericho Turnpike</td>
<td>Vestal, New York</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Westbury, L., New York</td>
<td>Tel: 516-334-7474 TWX: 510-222-3660</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11590</td>
<td>24 Hub Drive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Summit Distributors, Inc.</td>
<td>916 Main Street</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Buffalo, New York</td>
<td>14202</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tel: 716-884-3450 TWX: 710-522-1692</td>
<td>510-227-6623</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Canada**

- **Fairchild Semiconductor**: 11728 Linn Avenue N.E., Albuquerque, New Mexico 87123
- **Franchised Distributors**: North Carolina, New York, and more
- **United States and Canada**: Pioneer Electronics, 281 Gibraltar Road, Horsham, Pennsylvania 19044; Arrow Electronics, 10700 Corporate Drive, Suite 100, Stafford, TX 77477; and other locations.
<table>
<thead>
<tr>
<th>State</th>
<th>Distributor Name</th>
<th>Address</th>
<th>Phone</th>
<th>TWX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Utah</td>
<td>Hamilton/Avnet Electronics</td>
<td>3639 West 2150 South, Salt Lake City, Utah 84120</td>
<td>801-972-6969 TWX: 910-925-5686</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Future Electronics Inc.</td>
<td>4800 Dufferin Street, Downsview, Ontario, M3H 5S8, Canada</td>
<td>416-663-5563</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Radar Electronic Co., Inc.</td>
<td>168 Western Avenue W, Seattle, Washington 98119</td>
<td>206-282-2511 TWX: 910-444-2052</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Wisconsin</td>
<td>Hall Mark Electronics</td>
<td>9657 South 20th Street, Oakcreek, Wisconsin 53154</td>
<td>414-761-3000</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Hamilton/Avnet Electronics</td>
<td>2975 South Moorland Road, New Berlin, Wisconsin 53151</td>
<td>414-784-4510 TWX: 910-262-1182</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Semad Electronics Ltd.</td>
<td>864 Lady Ellen Place, Ottawa, Ontario K1Z 5M2, Canada</td>
<td>613-722-6571 TWX: 610-562-1923</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
# Fairchild Semiconductor

## Sales Offices

<table>
<thead>
<tr>
<th>State</th>
<th>Office Location</th>
<th>Address</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td>Alabama</td>
<td>Huntsville Office</td>
<td>500 Wynn Drive, Suite 511, Huntsville, Alabama 35805</td>
<td>205-837-8980</td>
</tr>
<tr>
<td>Arizona</td>
<td>Phoenix Office</td>
<td>2265 West Northern Road, Suite B112, Phoenix, Arizona 85021</td>
<td>602-864-1000 TWX: 910-951-1544</td>
</tr>
<tr>
<td>California</td>
<td>Los Angeles Office*</td>
<td>15760 Ventura Blvd., Suite 1027, Encino, California 91436</td>
<td>714-560-1332</td>
</tr>
<tr>
<td></td>
<td>San Diego Office*</td>
<td>4356 Ruffin Road, Suite 100, San Diego, California 92123</td>
<td>714-560-1332</td>
</tr>
<tr>
<td>Santa Ana Office*</td>
<td>1570 Brookhollow Drive, Suite 206, Santa Ana, California 92705</td>
<td>714-557-7350 TWX: 610-248-0030</td>
<td></td>
</tr>
<tr>
<td>Colorado</td>
<td>Denver Office</td>
<td>7200 East Hampden Avenue, Suite 206, Denver, Colorado 80224</td>
<td>303-758-7924</td>
</tr>
<tr>
<td>Connectic</td>
<td>Danbury Office</td>
<td>250 Pomroy Avenue, Meriden, Connecticut 06450</td>
<td>203-634-6722</td>
</tr>
<tr>
<td>Orlando Office*</td>
<td>Crane's Roost Office Park, 399 Whooping Loop, Altamonte Springs, Florida 32701</td>
<td>305-834-7000 TWX: 810-850-0152</td>
<td></td>
</tr>
<tr>
<td>Georgia</td>
<td>Norcross Office</td>
<td>3220 Pointe Parkway, Suite 1200, Norcross, Georgia 30092</td>
<td>404-441-2730 TWX: 810-766-4952</td>
</tr>
<tr>
<td>Illinois</td>
<td>Itasca Office</td>
<td>500 Park Blvd., Suite 575, Itasca, Illinois 60143</td>
<td>312-773-3300</td>
</tr>
<tr>
<td>Iowa</td>
<td>Cedar Rapids Office</td>
<td>373 Collin Road N.E., Suite 200, Cedar Rapids, Iowa 52402</td>
<td>319-395-0090</td>
</tr>
<tr>
<td>Indiana</td>
<td>Indianapolis Office</td>
<td>7202 N. Shadeland, Room 205, Indianapolis, Indiana 46250</td>
<td>317-849-5412 TWX: 810-260-1793</td>
</tr>
<tr>
<td>Kansas</td>
<td>Kansas City Office</td>
<td>8600 West 110th Street, Suite 209, Overland Park, Kansas 66210</td>
<td>913-649-3974</td>
</tr>
<tr>
<td>Maryland</td>
<td>Columbia Office</td>
<td>1000 Century Plaza, Suite 225, Columbia, Maryland 21044</td>
<td>301-730-1510 TWX: 710-826-9654</td>
</tr>
<tr>
<td>Massachusets</td>
<td>Framingham Office</td>
<td>5 Speen Street, Framingham, Massachusetts 01701</td>
<td>617-872-4900 TWX: 710-380-0599</td>
</tr>
<tr>
<td>Michigan</td>
<td>Detroit Office*</td>
<td>21999 Farmington Road, Farmington Hills, Michigan 48024</td>
<td>313-478-7400 TWX: 810-242-2973</td>
</tr>
<tr>
<td>Minnesota</td>
<td>Minneapolis Office*</td>
<td>4570 West 77th Street, Room 356, Minneapolis, Minnesota 55435</td>
<td>612-835-0322 TWX: 910-576-2944</td>
</tr>
<tr>
<td>New Jersey</td>
<td>New Jersey Office</td>
<td>Vreeland Plaza, Totowa, New Jersey 07511</td>
<td>201-256-9006</td>
</tr>
<tr>
<td>New Mexico</td>
<td>Albuquerque Office</td>
<td>North Building, 2900 Louisiana N.E. South G2, Albuquerque, New Mexico 87110</td>
<td>505-884-5601 TWX: 910-379-6435</td>
</tr>
<tr>
<td>New York</td>
<td>Fairport Office</td>
<td>815 Ayrault Road, Fairport, New York 14450</td>
<td>716-223-7700</td>
</tr>
<tr>
<td>New York</td>
<td>Melville Office</td>
<td>275 Broadhollow Road, Suite 219, Melville, New York 11747</td>
<td>516-263-2900</td>
</tr>
<tr>
<td>Poughkeepsie Office</td>
<td>19 Davis Avenue</td>
<td>19 Davis Avenue, Poughkeepsie, New York 12603</td>
<td>914-473-5730 TWX: 510-248-0030</td>
</tr>
</tbody>
</table>

*Field Application Engineer

## United States and Canada

<table>
<thead>
<tr>
<th>State</th>
<th>Office Location</th>
<th>Address</th>
<th>Phone</th>
</tr>
</thead>
<tbody>
<tr>
<td>North Carolina</td>
<td>Raleigh Office</td>
<td>1100 Navaho Drive, Suite 112, Raleigh, North Carolina 27609</td>
<td>919-876-9643</td>
</tr>
<tr>
<td>Ohio</td>
<td>Cleveland Office</td>
<td>6133 Rockside Road, Suite 407, Cleveland, Ohio 44131</td>
<td>216-447-9700</td>
</tr>
<tr>
<td>Dayton Office</td>
<td>5045 North Main Street, Suite 105, Dayton, Ohio 45414</td>
<td>513-278-8278</td>
<td></td>
</tr>
<tr>
<td>Oklahoma</td>
<td>Tulsa Office</td>
<td>9810 East 42nd Street, Suite 127, Tulsa, Oklahoma 74145</td>
<td>918-627-1591</td>
</tr>
<tr>
<td>Oregon</td>
<td>Portland Office</td>
<td>8196 S.W. Hall Blvd., Suite 328, Beaverton, Oregon 97005</td>
<td>503-641-7871 TWX: 910-467-7842</td>
</tr>
<tr>
<td>Pennsylvania</td>
<td>Philadelphia Office*</td>
<td>2500 Office Center, 2500 Maryland Road, Willow Grove, Pennsylvania 19090</td>
<td>215-657-2711</td>
</tr>
<tr>
<td>Tennessee</td>
<td>Knoxville Office</td>
<td>Executive Square II, 9051 Executive Park Drive, Suite 502, Knoxville, Tennessee 37923</td>
<td>615-691-4011</td>
</tr>
<tr>
<td>Texas</td>
<td>Austin Office</td>
<td>8240 Mopac Expressway, Suite 270, Austin, Texas 78759</td>
<td>512-346-3990</td>
</tr>
<tr>
<td>Dallas Office</td>
<td>1702 North Collins Street, Suite 101, Richardson, Texas 75081</td>
<td>214-234-3391</td>
<td></td>
</tr>
<tr>
<td>Canada</td>
<td>Toronto Regional Office</td>
<td>2375 Steeles Avenue West, Suite 203, Downsview, Ontario M3J 3A8, Canada</td>
<td>416-665-5903 TWX: 610-491-1283</td>
</tr>
</tbody>
</table>

*Regional Office
<table>
<thead>
<tr>
<th>Country</th>
<th>Address</th>
<th>Phone</th>
<th>Telex</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Australia</strong></td>
<td>Fairchild Australia Pty Ltd. Suite 1, First Floor 366 White Horse Road Nunawading, Victoria 3131</td>
<td>3-877-5444</td>
<td>36496</td>
</tr>
<tr>
<td><strong>Austria and Eastern Europe</strong></td>
<td>Fairchild Electronics A-1010 Wien Schwedenplatz 2 Tel: 0222 635821</td>
<td>0222 635821</td>
<td>75096</td>
</tr>
<tr>
<td><strong>Benelux</strong></td>
<td>Fairchild Semiconductor Ruysdaelbaan 35 5613 Oudenhoven The Netherlands Tel: 00-31-40-446909 Telex: 00-1451024</td>
<td>00-31-40-446909 Telex: 00-1451024</td>
<td>00-31-40-446909 Telex: 00-1451024</td>
</tr>
<tr>
<td><strong>Brazil</strong></td>
<td>Fairchild Semiconductores Ltda. Caixa Postal 30407 Rua Alagoas, 663 01240 Sao Paulo, Brazil Cable: FAIRLEC</td>
<td>0222 635821</td>
<td>75096</td>
</tr>
<tr>
<td><strong>France</strong></td>
<td>Fairchild Camera &amp; Instrument S.A. 121, Avenue d'Italie 75013 Paris, France Tel: 33-1-584-55 66 Telex: 0042 200614 or 260937</td>
<td>0042 200614 or 260937</td>
<td>0042 200614 or 260937</td>
</tr>
<tr>
<td><strong>Germany</strong></td>
<td>Fairchild Camera and Instrument GmBH Daimlerstrasse 15 8046 Garching Hochbruck Munich, Germany Tel: 089 320031 Telex: 52 4831 fair d</td>
<td>089 320031 Telex: 52 4831 fair d</td>
<td>089 320031 Telex: 52 4831 fair d</td>
</tr>
<tr>
<td><strong>Germany</strong></td>
<td>Fairchild Camera and Instrument GmBH Oeltenzstrasse 15 3000 Hannover W. Germany Tel: 0511 17844 Telex: 09 22922</td>
<td>0511 17844 Telex: 09 22922</td>
<td>0511 17844 Telex: 09 22922</td>
</tr>
<tr>
<td><strong>Hong Kong</strong></td>
<td>Fairchild Semiconductor Products 135 Hoi Bun Road Kowloon, Hong Kong Tel: 3-440233 Tel: 11780-73531</td>
<td>3-440233 Tel: 11780-73531</td>
<td>3-440233 Tel: 11780-73531</td>
</tr>
<tr>
<td><strong>Italy</strong></td>
<td>Fairchild Semiconductori, S.P.A. Via Fiamenia Vecchia 653 00191 Roma, Italy Tel: 06 327-4006 Telex: 63046 FAIR ROM</td>
<td>06 327-4006 Telex: 63046 FAIR ROM</td>
<td>06 327-4006 Telex: 63046 FAIR ROM</td>
</tr>
<tr>
<td><strong>Japan</strong></td>
<td>Fairchild Japan Corporation Pole Bldg. 1-15-21, Shibuya Shibuya-Ku, Tokyo 150, Japan Tel: 03 400 8351 Telex: 242173</td>
<td>03 400 8351 Telex: 242173</td>
<td>03 400 8351 Telex: 242173</td>
</tr>
<tr>
<td><strong>Korea</strong></td>
<td>Fairchild Semiconductor Korea Ltd. 11th Floor, Life Bldg. 1-1042, Yudo, Young Dong Po-Ku, Seoul, Korea Tel: 783-3795 Telex: FAIRKOR 22705</td>
<td>783-3795 Telex: FAIRKOR 22705</td>
<td>783-3795 Telex: FAIRKOR 22705</td>
</tr>
<tr>
<td><strong>Kenya</strong></td>
<td>Fairchild Kenya Ltd. 11th Floor, Life Bldg. 1-1042, Yudo, Young Dong Po-Ku, Seoul, Korea Tel: 783-3795 Telex: FAIRKOR 22705</td>
<td>783-3795 Telex: FAIRKOR 22705</td>
<td>783-3795 Telex: FAIRKOR 22705</td>
</tr>
<tr>
<td><strong>Laos</strong></td>
<td>Fairchild Semiconductor Laos Ltd. 11th Floor, Life Bldg. 1-1042, Yudo, Young Dong Po-Ku, Seoul, Korea Tel: 783-3795 Telex: FAIRKOR 22705</td>
<td>783-3795 Telex: FAIRKOR 22705</td>
<td>783-3795 Telex: FAIRKOR 22705</td>
</tr>
<tr>
<td><strong>Lithuania</strong></td>
<td>Fairchild Semiconductor Lithuania Ltd. 11th Floor, Life Bldg. 1-1042, Yudo, Young Dong Po-Ku, Seoul, Korea Tel: 783-3795 Telex: FAIRKOR 22705</td>
<td>783-3795 Telex: FAIRKOR 22705</td>
<td>783-3795 Telex: FAIRKOR 22705</td>
</tr>
<tr>
<td><strong>Singapore</strong></td>
<td>Fairchild Semiconductor Products 135 Hoi Bun Road Kowloon, Hong Kong Tel: 3-440233 Tel: 11780-73531</td>
<td>3-440233 Tel: 11780-73531</td>
<td>3-440233 Tel: 11780-73531</td>
</tr>
<tr>
<td><strong>Taiwan</strong></td>
<td>Fairchild Semiconductor Ltd. Hsietsu Bldg., Room 502 47 Chung Shan North Road Sec. 3 Taipei, Taiwan Tel: 573205 thru 573207</td>
<td>573205 thru 573207</td>
<td>573205 thru 573207</td>
</tr>
<tr>
<td><strong>United Kingdom</strong></td>
<td>Fairchild Camera and Instrument Ltd. Semiconductor Division 230 High Street Potters Bar Hertfordshire EN6 5BU England Tel: 0707 51111 Telex: 262835</td>
<td>0707 51111 Telex: 262835</td>
<td>0707 51111 Telex: 262835</td>
</tr>
<tr>
<td><strong>United Kingdom</strong></td>
<td>Fairchild Semiconductor Ltd. 17 Victoria Street Craigshill Livingston West Lothian, Scotland-EH54 5BG Tel: Livingston 0506 32891 Telex: 72629</td>
<td>Livingston 0506 32891 Telex: 72629</td>
<td>Livingston 0506 32891 Telex: 72629</td>
</tr>
</tbody>
</table>
Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice. Manufactured under one of the following U.S. Patents: 2981877, 3015048, 3064167, 3108359, 3117260, other patents pending. Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product. No other circuit patent licenses are implied.